diff options
| author | Stafford Horne <shorne@gmail.com> | 2017-03-23 23:27:12 +0900 |
|---|---|---|
| committer | Stafford Horne <shorne@gmail.com> | 2017-11-03 14:01:12 +0900 |
| commit | 489e0f802db708c69004f64d92a3e1b70731614a (patch) | |
| tree | 73f0b4010d05cad70a4bb60ac251f6222783b750 /arch/openrisc/Kconfig | |
| parent | 91993c8c2ed52781a0f42bf7f40e28adc96e2bb2 (diff) | |
openrisc: add 1 and 2 byte cmpxchg support
OpenRISC only supports hardware instructions that perform 4 byte atomic
operations. For enabling qrwlocks for upcoming SMP support 1 and 2 byte
implementations are needed. To do this we leverage the 4 byte atomic
operations and shift/mask the 1 and 2 byte areas as needed.
This heavily borrows ideas and routines from sh and mips, which do
something similar.
Cc: Peter Zijlstra <peterz@infradead.org>
Signed-off-by: Stafford Horne <shorne@gmail.com>
Diffstat (limited to 'arch/openrisc/Kconfig')
0 files changed, 0 insertions, 0 deletions