summaryrefslogtreecommitdiff
path: root/arch/sh/mm/flush-sh4.c
diff options
context:
space:
mode:
authorPaul Mundt <lethal@linux-sh.org>2009-08-04 18:09:54 +0900
committerPaul Mundt <lethal@linux-sh.org>2009-08-04 18:09:54 +0900
commit0837f52463583f76670ab2350e0f1541cb0351f5 (patch)
treeb604059bcc41dba456f33223f78616853a3d7ad9 /arch/sh/mm/flush-sh4.c
parent817425275271f2514f0dc6952182aa057ce80973 (diff)
sh: Partially unroll the SH-4 __flush_xxx_region() flushers.
This does a bit of unrolling for the SH-4 region flushers. Based on an earlier patch by SUGIOKA Toshinobu. Signed-off-by: Paul Mundt <lethal@linux-sh.org>
Diffstat (limited to 'arch/sh/mm/flush-sh4.c')
-rw-r--r--arch/sh/mm/flush-sh4.c104
1 files changed, 83 insertions, 21 deletions
diff --git a/arch/sh/mm/flush-sh4.c b/arch/sh/mm/flush-sh4.c
index e6d918f6ec0b..edefc53891a8 100644
--- a/arch/sh/mm/flush-sh4.c
+++ b/arch/sh/mm/flush-sh4.c
@@ -10,16 +10,37 @@
*/
void __weak __flush_wback_region(void *start, int size)
{
- unsigned long v;
- unsigned long begin, end;
+ unsigned long v, cnt, end;
- begin = (unsigned long)start & ~(L1_CACHE_BYTES-1);
+ v = (unsigned long)start & ~(L1_CACHE_BYTES-1);
end = ((unsigned long)start + size + L1_CACHE_BYTES-1)
& ~(L1_CACHE_BYTES-1);
- for (v = begin; v < end; v+=L1_CACHE_BYTES) {
- asm volatile("ocbwb %0"
- : /* no output */
- : "m" (__m(v)));
+ cnt = (end - v) / L1_CACHE_BYTES;
+
+ while (cnt >= 8) {
+ asm volatile("ocbwb @%0" : : "r" (v));
+ v += L1_CACHE_BYTES;
+ asm volatile("ocbwb @%0" : : "r" (v));
+ v += L1_CACHE_BYTES;
+ asm volatile("ocbwb @%0" : : "r" (v));
+ v += L1_CACHE_BYTES;
+ asm volatile("ocbwb @%0" : : "r" (v));
+ v += L1_CACHE_BYTES;
+ asm volatile("ocbwb @%0" : : "r" (v));
+ v += L1_CACHE_BYTES;
+ asm volatile("ocbwb @%0" : : "r" (v));
+ v += L1_CACHE_BYTES;
+ asm volatile("ocbwb @%0" : : "r" (v));
+ v += L1_CACHE_BYTES;
+ asm volatile("ocbwb @%0" : : "r" (v));
+ v += L1_CACHE_BYTES;
+ cnt -= 8;
+ }
+
+ while (cnt) {
+ asm volatile("ocbwb @%0" : : "r" (v));
+ v += L1_CACHE_BYTES;
+ cnt--;
}
}
@@ -31,16 +52,36 @@ void __weak __flush_wback_region(void *start, int size)
*/
void __weak __flush_purge_region(void *start, int size)
{
- unsigned long v;
- unsigned long begin, end;
+ unsigned long v, cnt, end;
- begin = (unsigned long)start & ~(L1_CACHE_BYTES-1);
+ v = (unsigned long)start & ~(L1_CACHE_BYTES-1);
end = ((unsigned long)start + size + L1_CACHE_BYTES-1)
& ~(L1_CACHE_BYTES-1);
- for (v = begin; v < end; v+=L1_CACHE_BYTES) {
- asm volatile("ocbp %0"
- : /* no output */
- : "m" (__m(v)));
+ cnt = (end - v) / L1_CACHE_BYTES;
+
+ while (cnt >= 8) {
+ asm volatile("ocbp @%0" : : "r" (v));
+ v += L1_CACHE_BYTES;
+ asm volatile("ocbp @%0" : : "r" (v));
+ v += L1_CACHE_BYTES;
+ asm volatile("ocbp @%0" : : "r" (v));
+ v += L1_CACHE_BYTES;
+ asm volatile("ocbp @%0" : : "r" (v));
+ v += L1_CACHE_BYTES;
+ asm volatile("ocbp @%0" : : "r" (v));
+ v += L1_CACHE_BYTES;
+ asm volatile("ocbp @%0" : : "r" (v));
+ v += L1_CACHE_BYTES;
+ asm volatile("ocbp @%0" : : "r" (v));
+ v += L1_CACHE_BYTES;
+ asm volatile("ocbp @%0" : : "r" (v));
+ v += L1_CACHE_BYTES;
+ cnt -= 8;
+ }
+ while (cnt) {
+ asm volatile("ocbp @%0" : : "r" (v));
+ v += L1_CACHE_BYTES;
+ cnt--;
}
}
@@ -49,15 +90,36 @@ void __weak __flush_purge_region(void *start, int size)
*/
void __weak __flush_invalidate_region(void *start, int size)
{
- unsigned long v;
- unsigned long begin, end;
+ unsigned long v, cnt, end;
- begin = (unsigned long)start & ~(L1_CACHE_BYTES-1);
+ v = (unsigned long)start & ~(L1_CACHE_BYTES-1);
end = ((unsigned long)start + size + L1_CACHE_BYTES-1)
& ~(L1_CACHE_BYTES-1);
- for (v = begin; v < end; v+=L1_CACHE_BYTES) {
- asm volatile("ocbi %0"
- : /* no output */
- : "m" (__m(v)));
+ cnt = (end - v) / L1_CACHE_BYTES;
+
+ while (cnt >= 8) {
+ asm volatile("ocbi @%0" : : "r" (v));
+ v += L1_CACHE_BYTES;
+ asm volatile("ocbi @%0" : : "r" (v));
+ v += L1_CACHE_BYTES;
+ asm volatile("ocbi @%0" : : "r" (v));
+ v += L1_CACHE_BYTES;
+ asm volatile("ocbi @%0" : : "r" (v));
+ v += L1_CACHE_BYTES;
+ asm volatile("ocbi @%0" : : "r" (v));
+ v += L1_CACHE_BYTES;
+ asm volatile("ocbi @%0" : : "r" (v));
+ v += L1_CACHE_BYTES;
+ asm volatile("ocbi @%0" : : "r" (v));
+ v += L1_CACHE_BYTES;
+ asm volatile("ocbi @%0" : : "r" (v));
+ v += L1_CACHE_BYTES;
+ cnt -= 8;
+ }
+
+ while (cnt) {
+ asm volatile("ocbi @%0" : : "r" (v));
+ v += L1_CACHE_BYTES;
+ cnt--;
}
}