summaryrefslogtreecommitdiff
path: root/arch/riscv
AgeCommit message (Expand)Author
2020-03-31RISC-V: Add cpu_ops and modify default booting methodAtish Patra
2020-03-31RISC-V: Move relocate and few other functions out of __initAtish Patra
2020-03-31RISC-V: Implement new SBI v0.2 extensionsAtish Patra
2020-03-31RISC-V: Introduce a new config for SBI v0.1Atish Patra
2020-03-31RISC-V: Add SBI v0.2 extension definitionsAtish Patra
2020-03-31RISC-V: Add basic support for SBI v0.2Atish Patra
2020-03-31RISC-V: Mark existing SBI as 0.1 SBI.Atish Patra
2020-03-26riscv: Use macro definition instead of magic numberZong Li
2020-03-26riscv: Add support to dump the kernel page tablesZong Li
2020-03-26riscv: patch code by fixmap mappingZong Li
2020-03-26riscv: introduce interfaces to patch kernel codeZong Li
2020-03-26riscv: add macro to get instruction lengthZong Li
2020-03-26riscv: add STRICT_KERNEL_RWX supportZong Li
2020-03-26riscv: add alignment for text, rodata and data sectionsZong Li
2020-03-26riscv: move exception table immediately after RO_DATAZong Li
2020-03-26riscv: add ARCH_SUPPORTS_DEBUG_PAGEALLOC supportZong Li
2020-03-26riscv: add ARCH_HAS_SET_DIRECT_MAP supportZong Li
2020-03-26riscv: add ARCH_HAS_SET_MEMORY supportZong Li
2020-03-05RISC-V: Move all address space definition macros to one placeAtish Patra
2020-03-05riscv: Use p*d_leaf macros to define p*d_hugeAlexandre Ghiti
2020-03-03RISC-V: Stop using LOCAL for the uaccess fixupsPalmer Dabbelt
2020-03-03RISC-V: Inline the assembly register save/restore macrosPalmer Dabbelt
2020-03-03RISC-V: Stop relying on GCC's register allocator's hueristicsPalmer Dabbelt
2020-03-03RISC-V: Stop putting .sbss in .sdataPalmer Dabbelt
2020-03-03riscv: force hart_lottery to put in .sdata sectionZong Li
2020-03-03riscv: Delete CONFIG_SYSFS_SYSCALL from defconfigsDeepa Dinamani
2020-03-03riscv: Use flush_icache_mm for flush_icache_user_rangeGuo Ren
2020-02-24riscv: adjust the indentZong Li
2020-02-24riscv: allocate a complete page size for each page tableZong Li
2020-02-19riscv: Fix gitignoreDamien Le Moal
2020-02-18RISC-V: Don't enable all interrupts in trap_init()Anup Patel
2020-02-18riscv: set pmp configuration if kernel is running in M-modeGreentime Hu
2020-02-04Merge tag 'microblaze-v5.6-rc1' of git://git.monstr.eu/linux-2.6-microblazeLinus Torvalds
2020-02-04asm-generic: Make dma-contiguous.h a mandatory include/asm headerMichal Simek
2020-02-04riscv: mm: add p?d_leaf() definitionsSteven Price
2020-01-31Merge tag 'riscv-for-linus-5.6-mw0' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds
2020-01-29Merge tag 'docs-5.6' of git://git.lwn.net/linuxLinus Torvalds
2020-01-29Merge tag 'tty-5.6-rc1' of git://git.kernel.org/pub/scm/linux/kernel/git/greg...Linus Torvalds
2020-01-29riscv: dts: Add DT support for SiFive FU540 GPIO driverYash Shah
2020-01-28Merge git://git.kernel.org/pub/scm/linux/kernel/git/netdev/net-nextLinus Torvalds
2020-01-28Merge branch 'sched-core-for-linus' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds
2020-01-23riscv: mm: add support for CONFIG_DEBUG_VIRTUALZong Li
2020-01-22riscv: keep 32-bit kernel to 32-bit phys_addr_tOlof Johansson
2020-01-22riscv: Add KASAN supportNick Hu
2020-01-20Merge tag 'v5.5-rc7' into efi/core, to pick up fixesIngo Molnar
2020-01-19Merge ra.kernel.org:/pub/scm/linux/kernel/git/netdev/netDavid S. Miller
2020-01-18riscv: Less inefficient gcc tishift helpers (and export their symbols)Olof Johansson
2020-01-18riscv: delete temporary filesIlie Halip
2020-01-15riscv: make sure the cores stay looping in .Lsecondary_parkGreentime Hu
2020-01-14arch/riscv/setup: Drop dummy_con initializationArvind Sankar