summaryrefslogtreecommitdiff
path: root/arch
AgeCommit message (Expand)Author
2022-04-12arm64: Use the clearbhb instruction in mitigationsJames Morse
2022-04-12arm64: add ID_AA64ISAR2_EL1 sys registerJames Morse
2022-04-12KVM: arm64: Allow SMCCC_ARCH_WORKAROUND_3 to be discovered and migratedJames Morse
2022-04-12arm64: Mitigate spectre style branch history side channelsJames Morse
2022-04-12KVM: arm64: Add templates for BHB mitigation sequencesJames Morse
2022-04-12arm64: Add percpu vectors for EL1James Morse
2022-04-12arm64: entry: Add macro for reading symbol addresses from the trampolineJames Morse
2022-04-12arm64: entry: Add vectors that have the bhb mitigation sequencesJames Morse
2022-04-12arm64: Move arm64_update_smccc_conduit() out of SSBD ifdefJames Morse
2022-04-12arm64: entry: Add non-kpti __bp_harden_el1_vectors for mitigationsJames Morse
2022-04-12arm64: entry: Allow the trampoline text to occupy multiple pagesJames Morse
2022-04-12arm64: entry: Make the kpti trampoline's kpti sequence optionalJames Morse
2022-04-12arm64: entry: Move trampoline macros out of ifdef'd sectionJames Morse
2022-04-12arm64: entry: Don't assume tramp_vectors is the start of the vectorsJames Morse
2022-04-12arm64: entry: Allow tramp_alias to access symbols after the 4K boundaryJames Morse
2022-04-12arm64: entry: Move the trampoline data page before the text pageJames Morse
2022-04-12arm64: entry: Free up another register on kpti's tramp_exit pathJames Morse
2022-04-12arm64: entry: Make the trampoline cleanup optionalJames Morse
2022-04-12arm64: entry.S: Add ventry overflow sanity checksJames Morse
2022-04-12arm64: Add helper to decode register from instructionSuzuki K Poulose
2022-04-12arm64: Add Cortex-X2 CPU part definitionAnshuman Khandual
2022-04-12arm64: Add Neoverse-N2, Cortex-A710 CPU part definitionSuzuki K Poulose
2022-04-12arm64: Add part number for Arm Cortex-A77Rob Herring
2022-04-12arm64: Add part number for Neoverse N1Marc Zyngier
2022-04-12arm64: Make ARM64_ERRATUM_1188873 depend on COMPATMarc Zyngier
2022-04-12arm64: arch_timer: avoid unused function warningArnd Bergmann
2022-04-12arm64: arch_timer: Add workaround for ARM erratum 1188873Marc Zyngier
2022-04-12arm64: arch_timer: Add erratum handler for CPU-specific capabilityMarc Zyngier
2022-04-12arm64: arch_timer: Add infrastructure for multiple erratum detection methodsMarc Zyngier
2022-04-12clocksource/drivers/arm_arch_timer: Introduce generic errata handling infrast...Ding Tianhong
2022-04-12arm64: capabilities: Add support for checks based on a list of MIDRsSuzuki K Poulose
2022-04-12arm64: Add helpers for checking CPU MIDR against a rangeSuzuki K Poulose
2022-04-12arm64: capabilities: Clean up midr range helpersSuzuki K Poulose
2022-04-12arm64: capabilities: Add flags to handle the conflicts on late CPUSuzuki K Poulose
2022-04-12arm64: capabilities: Prepare for fine grained capabilitiesSuzuki K Poulose
2022-04-12arm64: capabilities: Move errata processing codeSuzuki K Poulose
2022-04-12arm64: capabilities: Move errata work around check on boot CPUSuzuki K Poulose
2022-04-12arm64: capabilities: Update prototype for enable call backDave Martin
2022-04-12arm64: Add MIDR encoding for Arm Cortex-A55 and Cortex-A35Suzuki K Poulose
2022-04-12arm64: Remove useless UAO IPI and describe how this gets enabledJames Morse
2022-04-12arm64: errata: Provide macro for major and minor cpu revisionsRobert Richter
2022-03-28ACPI / x86: Work around broken XSDT on Advantech DAC-BJ01 boardMark Cilissen
2022-03-23MIPS: smp: fill in sibling and core maps earlierAlexander Lobakin
2022-03-23ARM: dts: rockchip: fix a typo on rk3288 crypto-controllerCorentin Labbe
2022-03-16ARM: fix Thumb2 regression with Spectre BHBRussell King (Oracle)
2022-03-16ARM: Spectre-BHB: provide empty stub for non-configRandy Dunlap
2022-03-11ARM: fix build warning in proc-v7-bugs.cRussell King (Oracle)
2022-03-11x86, modpost: Replace last remnants of RETPOLINE with CONFIG_RETPOLINEWANG Chao
2022-03-11x86/build: Fix compiler support check for CONFIG_RETPOLINEMasahiro Yamada
2022-03-11ARM: Do not use NOCROSSREFS directive with ld.lldNathan Chancellor