From 5f7ddc7873ec203fe0578c2114e2d2eaaa22d4bf Mon Sep 17 00:00:00 2001 From: Alan Cox Date: Wed, 10 Jun 2009 17:30:41 +0100 Subject: Staging: et1310: Fix the coding style UTF-8 for copyright symbols etc included. Typedefs and anything else which would cause actual code changes skipped. Signed-off-by: Alan Cox Signed-off-by: Greg Kroah-Hartman --- drivers/staging/et131x/et1310_address_map.h | 2138 +++++++++++++-------------- 1 file changed, 1069 insertions(+), 1069 deletions(-) (limited to 'drivers/staging/et131x/et1310_address_map.h') diff --git a/drivers/staging/et131x/et1310_address_map.h b/drivers/staging/et131x/et1310_address_map.h index 3c85999d64db..388ac40bfead 100644 --- a/drivers/staging/et131x/et1310_address_map.h +++ b/drivers/staging/et131x/et1310_address_map.h @@ -2,7 +2,7 @@ * Agere Systems Inc. * 10/100/1000 Base-T Ethernet Driver for the ET1301 and ET131x series MACs * - * Copyright © 2005 Agere Systems Inc. + * Copyright © 2005 Agere Systems Inc. * All rights reserved. * http://www.agere.com * @@ -19,7 +19,7 @@ * software indicates your acceptance of these terms and conditions. If you do * not agree with these terms and conditions, do not use the software. * - * Copyright © 2005 Agere Systems Inc. + * Copyright © 2005 Agere Systems Inc. * All rights reserved. * * Redistribution and use in source or binary forms, with or without @@ -40,7 +40,7 @@ * * Disclaimer * - * THIS SOFTWARE IS PROVIDED “AS IS” AND ANY EXPRESS OR IMPLIED WARRANTIES, + * THIS SOFTWARE IS PROVIDED "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, * INCLUDING, BUT NOT LIMITED TO, INFRINGEMENT AND THE IMPLIED WARRANTIES OF * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. ANY * USE, MODIFICATION OR DISTRIBUTION OF THIS SOFTWARE IS SOLELY AT THE USERS OWN @@ -65,11 +65,11 @@ typedef union _Q_ADDR_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 unused:22; // bits 10-31 - u32 addr:10; // bits 0-9 + u32 unused:22; /* bits 10-31 */ + u32 addr:10; /* bits 0-9 */ #else - u32 addr:10; // bits 0-9 - u32 unused:22; // bits 10-31 + u32 addr:10; /* bits 0-9 */ + u32 unused:22; /* bits 10-31 */ #endif } bits; } Q_ADDR_t, *PQ_ADDR_t; @@ -106,29 +106,29 @@ typedef union _PM_CSR_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 unused:22; // bits 10-31 - u32 pm_jagcore_rx_rdy:1; // bit 9 - u32 pm_jagcore_tx_rdy:1; // bit 8 - u32 pm_phy_lped_en:1; // bit 7 - u32 pm_phy_sw_coma:1; // bit 6 - u32 pm_rxclk_gate:1; // bit 5 - u32 pm_txclk_gate:1; // bit 4 - u32 pm_sysclk_gate:1; // bit 3 - u32 pm_jagcore_rx_en:1; // bit 2 - u32 pm_jagcore_tx_en:1; // bit 1 - u32 pm_gigephy_en:1; // bit 0 -#else - u32 pm_gigephy_en:1; // bit 0 - u32 pm_jagcore_tx_en:1; // bit 1 - u32 pm_jagcore_rx_en:1; // bit 2 - u32 pm_sysclk_gate:1; // bit 3 - u32 pm_txclk_gate:1; // bit 4 - u32 pm_rxclk_gate:1; // bit 5 - u32 pm_phy_sw_coma:1; // bit 6 - u32 pm_phy_lped_en:1; // bit 7 - u32 pm_jagcore_tx_rdy:1; // bit 8 - u32 pm_jagcore_rx_rdy:1; // bit 9 - u32 unused:22; // bits 10-31 + u32 unused:22; /* bits 10-31 */ + u32 pm_jagcore_rx_rdy:1; /* bit 9 */ + u32 pm_jagcore_tx_rdy:1; /* bit 8 */ + u32 pm_phy_lped_en:1; /* bit 7 */ + u32 pm_phy_sw_coma:1; /* bit 6 */ + u32 pm_rxclk_gate:1; /* bit 5 */ + u32 pm_txclk_gate:1; /* bit 4 */ + u32 pm_sysclk_gate:1; /* bit 3 */ + u32 pm_jagcore_rx_en:1; /* bit 2 */ + u32 pm_jagcore_tx_en:1; /* bit 1 */ + u32 pm_gigephy_en:1; /* bit 0 */ +#else + u32 pm_gigephy_en:1; /* bit 0 */ + u32 pm_jagcore_tx_en:1; /* bit 1 */ + u32 pm_jagcore_rx_en:1; /* bit 2 */ + u32 pm_sysclk_gate:1; /* bit 3 */ + u32 pm_txclk_gate:1; /* bit 4 */ + u32 pm_rxclk_gate:1; /* bit 5 */ + u32 pm_phy_sw_coma:1; /* bit 6 */ + u32 pm_phy_lped_en:1; /* bit 7 */ + u32 pm_jagcore_tx_rdy:1; /* bit 8 */ + u32 pm_jagcore_rx_rdy:1; /* bit 9 */ + u32 unused:22; /* bits 10-31 */ #endif } bits; } PM_CSR_t, *PPM_CSR_t; @@ -141,45 +141,45 @@ typedef union _INTERRUPT_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 unused5:11; // bits 21-31 - u32 slv_timeout:1; // bit 20 - u32 mac_stat_interrupt:1; // bit 19 - u32 rxmac_interrupt:1; // bit 18 - u32 txmac_interrupt:1; // bit 17 - u32 phy_interrupt:1; // bit 16 - u32 wake_on_lan:1; // bit 15 - u32 watchdog_interrupt:1; // bit 14 - u32 unused4:4; // bits 10-13 - u32 rxdma_err:1; // bit 9 - u32 rxdma_pkt_stat_ring_low:1; // bit 8 - u32 rxdma_fb_ring1_low:1; // bit 7 - u32 rxdma_fb_ring0_low:1; // bit 6 - u32 rxdma_xfr_done:1; // bit 5 - u32 txdma_err:1; // bit 4 - u32 txdma_isr:1; // bit 3 - u32 unused3:1; // bit 2 - u32 unused2:1; // bit 1 - u32 unused1:1; // bit 0 -#else - u32 unused1:1; // bit 0 - u32 unused2:1; // bit 1 - u32 unused3:1; // bit 2 - u32 txdma_isr:1; // bit 3 - u32 txdma_err:1; // bit 4 - u32 rxdma_xfr_done:1; // bit 5 - u32 rxdma_fb_ring0_low:1; // bit 6 - u32 rxdma_fb_ring1_low:1; // bit 7 - u32 rxdma_pkt_stat_ring_low:1; // bit 8 - u32 rxdma_err:1; // bit 9 - u32 unused4:4; // bits 10-13 - u32 watchdog_interrupt:1; // bit 14 - u32 wake_on_lan:1; // bit 15 - u32 phy_interrupt:1; // bit 16 - u32 txmac_interrupt:1; // bit 17 - u32 rxmac_interrupt:1; // bit 18 - u32 mac_stat_interrupt:1; // bit 19 - u32 slv_timeout:1; // bit 20 - u32 unused5:11; // bits 21-31 + u32 unused5:11; /* bits 21-31 */ + u32 slv_timeout:1; /* bit 20 */ + u32 mac_stat_interrupt:1; /* bit 19 */ + u32 rxmac_interrupt:1; /* bit 18 */ + u32 txmac_interrupt:1; /* bit 17 */ + u32 phy_interrupt:1; /* bit 16 */ + u32 wake_on_lan:1; /* bit 15 */ + u32 watchdog_interrupt:1; /* bit 14 */ + u32 unused4:4; /* bits 10-13 */ + u32 rxdma_err:1; /* bit 9 */ + u32 rxdma_pkt_stat_ring_low:1; /* bit 8 */ + u32 rxdma_fb_ring1_low:1; /* bit 7 */ + u32 rxdma_fb_ring0_low:1; /* bit 6 */ + u32 rxdma_xfr_done:1; /* bit 5 */ + u32 txdma_err:1; /* bit 4 */ + u32 txdma_isr:1; /* bit 3 */ + u32 unused3:1; /* bit 2 */ + u32 unused2:1; /* bit 1 */ + u32 unused1:1; /* bit 0 */ +#else + u32 unused1:1; /* bit 0 */ + u32 unused2:1; /* bit 1 */ + u32 unused3:1; /* bit 2 */ + u32 txdma_isr:1; /* bit 3 */ + u32 txdma_err:1; /* bit 4 */ + u32 rxdma_xfr_done:1; /* bit 5 */ + u32 rxdma_fb_ring0_low:1; /* bit 6 */ + u32 rxdma_fb_ring1_low:1; /* bit 7 */ + u32 rxdma_pkt_stat_ring_low:1; /* bit 8 */ + u32 rxdma_err:1; /* bit 9 */ + u32 unused4:4; /* bits 10-13 */ + u32 watchdog_interrupt:1; /* bit 14 */ + u32 wake_on_lan:1; /* bit 15 */ + u32 phy_interrupt:1; /* bit 16 */ + u32 txmac_interrupt:1; /* bit 17 */ + u32 rxmac_interrupt:1; /* bit 18 */ + u32 mac_stat_interrupt:1; /* bit 19 */ + u32 slv_timeout:1; /* bit 20 */ + u32 unused5:11; /* bits 21-31 */ #endif } bits; } INTERRUPT_t, *PINTERRUPT_t; @@ -210,25 +210,25 @@ typedef union _SW_RESET_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 selfclr_disable:1; // bit 31 - u32 unused:24; // bits 7-30 - u32 mmc_sw_reset:1; // bit 6 - u32 mac_stat_sw_reset:1; // bit 5 - u32 mac_sw_reset:1; // bit 4 - u32 rxmac_sw_reset:1; // bit 3 - u32 txmac_sw_reset:1; // bit 2 - u32 rxdma_sw_reset:1; // bit 1 - u32 txdma_sw_reset:1; // bit 0 + u32 selfclr_disable:1; /* bit 31 */ + u32 unused:24; /* bits 7-30 */ + u32 mmc_sw_reset:1; /* bit 6 */ + u32 mac_stat_sw_reset:1; /* bit 5 */ + u32 mac_sw_reset:1; /* bit 4 */ + u32 rxmac_sw_reset:1; /* bit 3 */ + u32 txmac_sw_reset:1; /* bit 2 */ + u32 rxdma_sw_reset:1; /* bit 1 */ + u32 txdma_sw_reset:1; /* bit 0 */ #else - u32 txdma_sw_reset:1; // bit 0 - u32 rxdma_sw_reset:1; // bit 1 - u32 txmac_sw_reset:1; // bit 2 - u32 rxmac_sw_reset:1; // bit 3 - u32 mac_sw_reset:1; // bit 4 - u32 mac_stat_sw_reset:1; // bit 5 - u32 mmc_sw_reset:1; // bit 6 - u32 unused:24; // bits 7-30 - u32 selfclr_disable:1; // bit 31 + u32 txdma_sw_reset:1; /* bit 0 */ + u32 rxdma_sw_reset:1; /* bit 1 */ + u32 txmac_sw_reset:1; /* bit 2 */ + u32 rxmac_sw_reset:1; /* bit 3 */ + u32 mac_sw_reset:1; /* bit 4 */ + u32 mac_stat_sw_reset:1; /* bit 5 */ + u32 mmc_sw_reset:1; /* bit 6 */ + u32 unused:24; /* bits 7-30 */ + u32 selfclr_disable:1; /* bit 31 */ #endif } bits; } SW_RESET_t, *PSW_RESET_t; @@ -241,11 +241,11 @@ typedef union _SLV_TIMER_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 unused:8; // bits 24-31 - u32 timer_ini:24; // bits 0-23 + u32 unused:8; /* bits 24-31 */ + u32 timer_ini:24; /* bits 0-23 */ #else - u32 timer_ini:24; // bits 0-23 - u32 unused:8; // bits 24-31 + u32 timer_ini:24; /* bits 0-23 */ + u32 unused:8; /* bits 24-31 */ #endif } bits; } SLV_TIMER_t, *PSLV_TIMER_t; @@ -258,15 +258,15 @@ typedef union _MSI_CONFIG_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 unused1:13; // bits 19-31 - u32 msi_tc:3; // bits 16-18 - u32 unused2:11; // bits 5-15 - u32 msi_vector:5; // bits 0-4 + u32 unused1:13; /* bits 19-31 */ + u32 msi_tc:3; /* bits 16-18 */ + u32 unused2:11; /* bits 5-15 */ + u32 msi_vector:5; /* bits 0-4 */ #else - u32 msi_vector:5; // bits 0-4 - u32 unused2:11; // bits 5-15 - u32 msi_tc:3; // bits 16-18 - u32 unused1:13; // bits 19-31 + u32 msi_vector:5; /* bits 0-4 */ + u32 unused2:11; /* bits 5-15 */ + u32 msi_tc:3; /* bits 16-18 */ + u32 unused1:13; /* bits 19-31 */ #endif } bits; } MSI_CONFIG_t, *PMSI_CONFIG_t; @@ -279,13 +279,13 @@ typedef union _LOOPBACK_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 unused:30; // bits 2-31 - u32 dma_loopback:1; // bit 1 - u32 mac_loopback:1; // bit 0 + u32 unused:30; /* bits 2-31 */ + u32 dma_loopback:1; /* bit 1 */ + u32 mac_loopback:1; /* bit 0 */ #else - u32 mac_loopback:1; // bit 0 - u32 dma_loopback:1; // bit 1 - u32 unused:30; // bits 2-31 + u32 mac_loopback:1; /* bit 0 */ + u32 dma_loopback:1; /* bit 1 */ + u32 unused:30; /* bits 2-31 */ #endif } bits; } LOOPBACK_t, *PLOOPBACK_t; @@ -294,22 +294,22 @@ typedef union _LOOPBACK_t { * GLOBAL Module of JAGCore Address Mapping * Located at address 0x0000 */ -typedef struct _GLOBAL_t { // Location: - Q_ADDR_t txq_start_addr; // 0x0000 - Q_ADDR_t txq_end_addr; // 0x0004 - Q_ADDR_t rxq_start_addr; // 0x0008 - Q_ADDR_t rxq_end_addr; // 0x000C - PM_CSR_t pm_csr; // 0x0010 - u32 unused; // 0x0014 - INTERRUPT_t int_status; // 0x0018 - INTERRUPT_t int_mask; // 0x001C - INTERRUPT_t int_alias_clr_en; // 0x0020 - INTERRUPT_t int_status_alias; // 0x0024 - SW_RESET_t sw_reset; // 0x0028 - SLV_TIMER_t slv_timer; // 0x002C - MSI_CONFIG_t msi_config; // 0x0030 - LOOPBACK_t loopback; // 0x0034 - u32 watchdog_timer; // 0x0038 +typedef struct _GLOBAL_t { /* Location: */ + Q_ADDR_t txq_start_addr; /* 0x0000 */ + Q_ADDR_t txq_end_addr; /* 0x0004 */ + Q_ADDR_t rxq_start_addr; /* 0x0008 */ + Q_ADDR_t rxq_end_addr; /* 0x000C */ + PM_CSR_t pm_csr; /* 0x0010 */ + u32 unused; /* 0x0014 */ + INTERRUPT_t int_status; /* 0x0018 */ + INTERRUPT_t int_mask; /* 0x001C */ + INTERRUPT_t int_alias_clr_en; /* 0x0020 */ + INTERRUPT_t int_status_alias; /* 0x0024 */ + SW_RESET_t sw_reset; /* 0x0028 */ + SLV_TIMER_t slv_timer; /* 0x002C */ + MSI_CONFIG_t msi_config; /* 0x0030 */ + LOOPBACK_t loopback; /* 0x0034 */ + u32 watchdog_timer; /* 0x0038 */ } GLOBAL_t, *PGLOBAL_t; /* END OF GLOBAL REGISTER ADDRESS MAP */ @@ -325,21 +325,21 @@ typedef union _TXDMA_CSR_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 unused2:19; // bits 13-31 - u32 traffic_class:4; // bits 9-12 - u32 sngl_epkt_mode:1; // bit 8 - u32 cache_thrshld:4; // bits 4-7 - u32 unused1:2; // bits 2-3 - u32 drop_TLP_disable:1; // bit 1 - u32 halt:1; // bit 0 + u32 unused2:19; /* bits 13-31 */ + u32 traffic_class:4; /* bits 9-12 */ + u32 sngl_epkt_mode:1; /* bit 8 */ + u32 cache_thrshld:4; /* bits 4-7 */ + u32 unused1:2; /* bits 2-3 */ + u32 drop_TLP_disable:1; /* bit 1 */ + u32 halt:1; /* bit 0 */ #else - u32 halt:1; // bit 0 - u32 drop_TLP_disable:1; // bit 1 - u32 unused1:2; // bits 2-3 - u32 cache_thrshld:4; // bits 4-7 - u32 sngl_epkt_mode:1; // bit 8 - u32 traffic_class:4; // bits 9-12 - u32 unused2:19; // bits 13-31 + u32 halt:1; /* bit 0 */ + u32 drop_TLP_disable:1; /* bit 1 */ + u32 unused1:2; /* bits 2-3 */ + u32 cache_thrshld:4; /* bits 4-7 */ + u32 sngl_epkt_mode:1; /* bit 8 */ + u32 traffic_class:4; /* bits 9-12 */ + u32 unused2:19; /* bits 13-31 */ #endif } bits; } TXDMA_CSR_t, *PTXDMA_CSR_t; @@ -364,11 +364,11 @@ typedef union _TXDMA_PR_NUM_DES_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 unused:22; // bits 10-31 - u32 pr_ndes:10; // bits 0-9 + u32 unused:22; /* bits 10-31 */ + u32 pr_ndes:10; /* bits 0-9 */ #else - u32 pr_ndes:10; // bits 0-9 - u32 unused:22; // bits 10-31 + u32 pr_ndes:10; /* bits 0-9 */ + u32 unused:22; /* bits 10-31 */ #endif } bits; } TXDMA_PR_NUM_DES_t, *PTXDMA_PR_NUM_DES_t; @@ -378,13 +378,13 @@ typedef union _DMA10W_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 unused:21; // bits 11-31 - u32 wrap:1; // bit 10 - u32 val:10; // bits 0-9 + u32 unused:21; /* bits 11-31 */ + u32 wrap:1; /* bit 10 */ + u32 val:10; /* bits 0-9 */ #else - u32 val:10; // bits 0-9 - u32 wrap:1; // bit 10 - u32 unused:21; // bits 11-31 + u32 val:10; /* bits 0-9 */ + u32 wrap:1; /* bit 10 */ + u32 unused:21; /* bits 11-31 */ #endif } bits; } DMA10W_t, *PDMA10W_t; @@ -435,13 +435,13 @@ typedef union _DMA4W_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 unused:27; // bits 5-31 - u32 wrap:1; // bit 4 - u32 val:4; // bit 0-3 + u32 unused:27; /* bits 5-31 */ + u32 wrap:1; /* bit 4 */ + u32 val:4; /* bit 0-3 */ #else - u32 val:4; // bits 0-3 - u32 wrap:1; // bit 4 - u32 unused:27; // bits 5-31 + u32 val:4; /* bits 0-3 */ + u32 wrap:1; /* bit 4 */ + u32 unused:27; /* bits 5-31 */ #endif } bits; } DMA4W_t, *PDMA4W_t; @@ -466,25 +466,25 @@ typedef union _TXDMA_ERROR_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 unused3:22; // bits 10-31 - u32 WrbkRewind:1; // bit 9 - u32 WrbkResend:1; // bit 8 - u32 unused2:2; // bits 6-7 - u32 DescrRewind:1; // bit 5 - u32 DescrResend:1; // bit 4 - u32 unused1:2; // bits 2-3 - u32 PyldRewind:1; // bit 1 - u32 PyldResend:1; // bit 0 + u32 unused3:22; /* bits 10-31 */ + u32 WrbkRewind:1; /* bit 9 */ + u32 WrbkResend:1; /* bit 8 */ + u32 unused2:2; /* bits 6-7 */ + u32 DescrRewind:1; /* bit 5 */ + u32 DescrResend:1; /* bit 4 */ + u32 unused1:2; /* bits 2-3 */ + u32 PyldRewind:1; /* bit 1 */ + u32 PyldResend:1; /* bit 0 */ #else - u32 PyldResend:1; // bit 0 - u32 PyldRewind:1; // bit 1 - u32 unused1:2; // bits 2-3 - u32 DescrResend:1; // bit 4 - u32 DescrRewind:1; // bit 5 - u32 unused2:2; // bits 6-7 - u32 WrbkResend:1; // bit 8 - u32 WrbkRewind:1; // bit 9 - u32 unused3:22; // bits 10-31 + u32 PyldResend:1; /* bit 0 */ + u32 PyldRewind:1; /* bit 1 */ + u32 unused1:2; /* bits 2-3 */ + u32 DescrResend:1; /* bit 4 */ + u32 DescrRewind:1; /* bit 5 */ + u32 unused2:2; /* bits 6-7 */ + u32 WrbkResend:1; /* bit 8 */ + u32 WrbkRewind:1; /* bit 9 */ + u32 unused3:22; /* bits 10-31 */ #endif } bits; } TXDMA_ERROR_t, *PTXDMA_ERROR_t; @@ -493,33 +493,33 @@ typedef union _TXDMA_ERROR_t { * Tx DMA Module of JAGCore Address Mapping * Located at address 0x1000 */ -typedef struct _TXDMA_t { // Location: - TXDMA_CSR_t csr; // 0x1000 - u32 pr_base_hi; // 0x1004 - u32 pr_base_lo; // 0x1008 - TXDMA_PR_NUM_DES_t pr_num_des; // 0x100C - DMA10W_t txq_wr_addr; // 0x1010 - DMA10W_t txq_wr_addr_ext; // 0x1014 - DMA10W_t txq_rd_addr; // 0x1018 - u32 dma_wb_base_hi; // 0x101C - u32 dma_wb_base_lo; // 0x1020 - DMA10W_t service_request; // 0x1024 - DMA10W_t service_complete; // 0x1028 - DMA4W_t cache_rd_index; // 0x102C - DMA4W_t cache_wr_index; // 0x1030 - TXDMA_ERROR_t TxDmaError; // 0x1034 - u32 DescAbortCount; // 0x1038 - u32 PayloadAbortCnt; // 0x103c - u32 WriteBackAbortCnt; // 0x1040 - u32 DescTimeoutCnt; // 0x1044 - u32 PayloadTimeoutCnt; // 0x1048 - u32 WriteBackTimeoutCnt; // 0x104c - u32 DescErrorCount; // 0x1050 - u32 PayloadErrorCnt; // 0x1054 - u32 WriteBackErrorCnt; // 0x1058 - u32 DroppedTLPCount; // 0x105c - DMA10W_t NewServiceComplete; // 0x1060 - u32 EthernetPacketCount; // 0x1064 +typedef struct _TXDMA_t { /* Location: */ + TXDMA_CSR_t csr; /* 0x1000 */ + u32 pr_base_hi; /* 0x1004 */ + u32 pr_base_lo; /* 0x1008 */ + TXDMA_PR_NUM_DES_t pr_num_des; /* 0x100C */ + DMA10W_t txq_wr_addr; /* 0x1010 */ + DMA10W_t txq_wr_addr_ext; /* 0x1014 */ + DMA10W_t txq_rd_addr; /* 0x1018 */ + u32 dma_wb_base_hi; /* 0x101C */ + u32 dma_wb_base_lo; /* 0x1020 */ + DMA10W_t service_request; /* 0x1024 */ + DMA10W_t service_complete; /* 0x1028 */ + DMA4W_t cache_rd_index; /* 0x102C */ + DMA4W_t cache_wr_index; /* 0x1030 */ + TXDMA_ERROR_t TxDmaError; /* 0x1034 */ + u32 DescAbortCount; /* 0x1038 */ + u32 PayloadAbortCnt; /* 0x103c */ + u32 WriteBackAbortCnt; /* 0x1040 */ + u32 DescTimeoutCnt; /* 0x1044 */ + u32 PayloadTimeoutCnt; /* 0x1048 */ + u32 WriteBackTimeoutCnt; /* 0x104c */ + u32 DescErrorCount; /* 0x1050 */ + u32 PayloadErrorCnt; /* 0x1054 */ + u32 WriteBackErrorCnt; /* 0x1058 */ + u32 DroppedTLPCount; /* 0x105c */ + DMA10W_t NewServiceComplete; /* 0x1060 */ + u32 EthernetPacketCount; /* 0x1064 */ } TXDMA_t, *PTXDMA_t; /* END OF TXDMA REGISTER ADDRESS MAP */ @@ -535,37 +535,37 @@ typedef union _RXDMA_CSR_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 unused2:14; // bits 18-31 - u32 halt_status:1; // bit 17 - u32 pkt_done_flush:1; // bit 16 - u32 pkt_drop_disable:1; // bit 15 - u32 unused1:1; // bit 14 - u32 fbr1_enable:1; // bit 13 - u32 fbr1_size:2; // bits 11-12 - u32 fbr0_enable:1; // bit 10 - u32 fbr0_size:2; // bits 8-9 - u32 dma_big_endian:1; // bit 7 - u32 pkt_big_endian:1; // bit 6 - u32 psr_big_endian:1; // bit 5 - u32 fbr_big_endian:1; // bit 4 - u32 tc:3; // bits 1-3 - u32 halt:1; // bit 0 -#else - u32 halt:1; // bit 0 - u32 tc:3; // bits 1-3 - u32 fbr_big_endian:1; // bit 4 - u32 psr_big_endian:1; // bit 5 - u32 pkt_big_endian:1; // bit 6 - u32 dma_big_endian:1; // bit 7 - u32 fbr0_size:2; // bits 8-9 - u32 fbr0_enable:1; // bit 10 - u32 fbr1_size:2; // bits 11-12 - u32 fbr1_enable:1; // bit 13 - u32 unused1:1; // bit 14 - u32 pkt_drop_disable:1; // bit 15 - u32 pkt_done_flush:1; // bit 16 - u32 halt_status:1; // bit 17 - u32 unused2:14; // bits 18-31 + u32 unused2:14; /* bits 18-31 */ + u32 halt_status:1; /* bit 17 */ + u32 pkt_done_flush:1; /* bit 16 */ + u32 pkt_drop_disable:1; /* bit 15 */ + u32 unused1:1; /* bit 14 */ + u32 fbr1_enable:1; /* bit 13 */ + u32 fbr1_size:2; /* bits 11-12 */ + u32 fbr0_enable:1; /* bit 10 */ + u32 fbr0_size:2; /* bits 8-9 */ + u32 dma_big_endian:1; /* bit 7 */ + u32 pkt_big_endian:1; /* bit 6 */ + u32 psr_big_endian:1; /* bit 5 */ + u32 fbr_big_endian:1; /* bit 4 */ + u32 tc:3; /* bits 1-3 */ + u32 halt:1; /* bit 0 */ +#else + u32 halt:1; /* bit 0 */ + u32 tc:3; /* bits 1-3 */ + u32 fbr_big_endian:1; /* bit 4 */ + u32 psr_big_endian:1; /* bit 5 */ + u32 pkt_big_endian:1; /* bit 6 */ + u32 dma_big_endian:1; /* bit 7 */ + u32 fbr0_size:2; /* bits 8-9 */ + u32 fbr0_enable:1; /* bit 10 */ + u32 fbr1_size:2; /* bits 11-12 */ + u32 fbr1_enable:1; /* bit 13 */ + u32 unused1:1; /* bit 14 */ + u32 pkt_drop_disable:1; /* bit 15 */ + u32 pkt_done_flush:1; /* bit 16 */ + u32 halt_status:1; /* bit 17 */ + u32 unused2:14; /* bits 18-31 */ #endif } bits; } RXDMA_CSR_t, *PRXDMA_CSR_t; @@ -590,11 +590,11 @@ typedef union _RXDMA_NUM_PKT_DONE_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 unused:24; // bits 8-31 - u32 num_done:8; // bits 0-7 + u32 unused:24; /* bits 8-31 */ + u32 num_done:8; /* bits 0-7 */ #else - u32 num_done:8; // bits 0-7 - u32 unused:24; // bits 8-31 + u32 num_done:8; /* bits 0-7 */ + u32 unused:24; /* bits 8-31 */ #endif } bits; } RXDMA_NUM_PKT_DONE_t, *PRXDMA_NUM_PKT_DONE_t; @@ -607,11 +607,11 @@ typedef union _RXDMA_MAX_PKT_TIME_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 unused:14; // bits 18-31 - u32 time_done:18; // bits 0-17 + u32 unused:14; /* bits 18-31 */ + u32 time_done:18; /* bits 0-17 */ #else - u32 time_done:18; // bits 0-17 - u32 unused:14; // bits 18-31 + u32 time_done:18; /* bits 0-17 */ + u32 unused:14; /* bits 18-31 */ #endif } bits; } RXDMA_MAX_PKT_TIME_t, *PRXDMA_MAX_PKT_TIME_t; @@ -654,11 +654,11 @@ typedef union _RXDMA_PSR_NUM_DES_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 unused:20; // bits 12-31 - u32 psr_ndes:12; // bit 0-11 + u32 unused:20; /* bits 12-31 */ + u32 psr_ndes:12; /* bit 0-11 */ #else - u32 psr_ndes:12; // bit 0-11 - u32 unused:20; // bits 12-31 + u32 psr_ndes:12; /* bit 0-11 */ + u32 unused:20; /* bits 12-31 */ #endif } bits; } RXDMA_PSR_NUM_DES_t, *PRXDMA_PSR_NUM_DES_t; @@ -671,13 +671,13 @@ typedef union _RXDMA_PSR_AVAIL_OFFSET_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 unused:19; // bits 13-31 - u32 psr_avail_wrap:1; // bit 12 - u32 psr_avail:12; // bit 0-11 + u32 unused:19; /* bits 13-31 */ + u32 psr_avail_wrap:1; /* bit 12 */ + u32 psr_avail:12; /* bit 0-11 */ #else - u32 psr_avail:12; // bit 0-11 - u32 psr_avail_wrap:1; // bit 12 - u32 unused:19; // bits 13-31 + u32 psr_avail:12; /* bit 0-11 */ + u32 psr_avail_wrap:1; /* bit 12 */ + u32 unused:19; /* bits 13-31 */ #endif } bits; } RXDMA_PSR_AVAIL_OFFSET_t, *PRXDMA_PSR_AVAIL_OFFSET_t; @@ -690,13 +690,13 @@ typedef union _RXDMA_PSR_FULL_OFFSET_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 unused:19; // bits 13-31 - u32 psr_full_wrap:1; // bit 12 - u32 psr_full:12; // bit 0-11 + u32 unused:19; /* bits 13-31 */ + u32 psr_full_wrap:1; /* bit 12 */ + u32 psr_full:12; /* bit 0-11 */ #else - u32 psr_full:12; // bit 0-11 - u32 psr_full_wrap:1; // bit 12 - u32 unused:19; // bits 13-31 + u32 psr_full:12; /* bit 0-11 */ + u32 psr_full_wrap:1; /* bit 12 */ + u32 unused:19; /* bits 13-31 */ #endif } bits; } RXDMA_PSR_FULL_OFFSET_t, *PRXDMA_PSR_FULL_OFFSET_t; @@ -709,11 +709,11 @@ typedef union _RXDMA_PSR_ACCESS_INDEX_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 unused:27; // bits 5-31 - u32 psr_ai:5; // bits 0-4 + u32 unused:27; /* bits 5-31 */ + u32 psr_ai:5; /* bits 0-4 */ #else - u32 psr_ai:5; // bits 0-4 - u32 unused:27; // bits 5-31 + u32 psr_ai:5; /* bits 0-4 */ + u32 unused:27; /* bits 5-31 */ #endif } bits; } RXDMA_PSR_ACCESS_INDEX_t, *PRXDMA_PSR_ACCESS_INDEX_t; @@ -726,11 +726,11 @@ typedef union _RXDMA_PSR_MIN_DES_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 unused:20; // bits 12-31 - u32 psr_min:12; // bits 0-11 + u32 unused:20; /* bits 12-31 */ + u32 psr_min:12; /* bits 0-11 */ #else - u32 psr_min:12; // bits 0-11 - u32 unused:20; // bits 12-31 + u32 psr_min:12; /* bits 0-11 */ + u32 unused:20; /* bits 12-31 */ #endif } bits; } RXDMA_PSR_MIN_DES_t, *PRXDMA_PSR_MIN_DES_t; @@ -755,11 +755,11 @@ typedef union _RXDMA_FBR_NUM_DES_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 unused:22; // bits 10-31 - u32 fbr_ndesc:10; // bits 0-9 + u32 unused:22; /* bits 10-31 */ + u32 fbr_ndesc:10; /* bits 0-9 */ #else - u32 fbr_ndesc:10; // bits 0-9 - u32 unused:22; // bits 10-31 + u32 fbr_ndesc:10; /* bits 0-9 */ + u32 unused:22; /* bits 10-31 */ #endif } bits; } RXDMA_FBR_NUM_DES_t, *PRXDMA_FBR_NUM_DES_t; @@ -784,11 +784,11 @@ typedef union _RXDMA_FBC_RD_INDEX_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 unused:27; // bits 5-31 - u32 fbc_rdi:5; // bit 0-4 + u32 unused:27; /* bits 5-31 */ + u32 fbc_rdi:5; /* bit 0-4 */ #else - u32 fbc_rdi:5; // bit 0-4 - u32 unused:27; // bits 5-31 + u32 fbc_rdi:5; /* bit 0-4 */ + u32 unused:27; /* bits 5-31 */ #endif } bits; } RXDMA_FBC_RD_INDEX_t, *PRXDMA_FBC_RD_INDEX_t; @@ -801,11 +801,11 @@ typedef union _RXDMA_FBR_MIN_DES_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 unused:22; // bits 10-31 - u32 fbr_min:10; // bits 0-9 + u32 unused:22; /* bits 10-31 */ + u32 fbr_min:10; /* bits 0-9 */ #else - u32 fbr_min:10; // bits 0-9 - u32 unused:22; // bits 10-31 + u32 fbr_min:10; /* bits 0-9 */ + u32 unused:22; /* bits 10-31 */ #endif } bits; } RXDMA_FBR_MIN_DES_t, *PRXDMA_FBR_MIN_DES_t; @@ -850,36 +850,36 @@ typedef union _RXDMA_FBR_MIN_DES_t { * Rx DMA Module of JAGCore Address Mapping * Located at address 0x2000 */ -typedef struct _RXDMA_t { // Location: - RXDMA_CSR_t csr; // 0x2000 - u32 dma_wb_base_lo; // 0x2004 - u32 dma_wb_base_hi; // 0x2008 - RXDMA_NUM_PKT_DONE_t num_pkt_done; // 0x200C - RXDMA_MAX_PKT_TIME_t max_pkt_time; // 0x2010 - DMA10W_t rxq_rd_addr; // 0x2014 - DMA10W_t rxq_rd_addr_ext; // 0x2018 - DMA10W_t rxq_wr_addr; // 0x201C - u32 psr_base_lo; // 0x2020 - u32 psr_base_hi; // 0x2024 - RXDMA_PSR_NUM_DES_t psr_num_des; // 0x2028 - RXDMA_PSR_AVAIL_OFFSET_t psr_avail_offset; // 0x202C - RXDMA_PSR_FULL_OFFSET_t psr_full_offset; // 0x2030 - RXDMA_PSR_ACCESS_INDEX_t psr_access_index; // 0x2034 - RXDMA_PSR_MIN_DES_t psr_min_des; // 0x2038 - u32 fbr0_base_lo; // 0x203C - u32 fbr0_base_hi; // 0x2040 - RXDMA_FBR_NUM_DES_t fbr0_num_des; // 0x2044 - DMA10W_t fbr0_avail_offset; // 0x2048 - DMA10W_t fbr0_full_offset; // 0x204C - RXDMA_FBC_RD_INDEX_t fbr0_rd_index; // 0x2050 - RXDMA_FBR_MIN_DES_t fbr0_min_des; // 0x2054 - u32 fbr1_base_lo; // 0x2058 - u32 fbr1_base_hi; // 0x205C - RXDMA_FBR_NUM_DES_t fbr1_num_des; // 0x2060 - DMA10W_t fbr1_avail_offset; // 0x2064 - DMA10W_t fbr1_full_offset; // 0x2068 - RXDMA_FBC_RD_INDEX_t fbr1_rd_index; // 0x206C - RXDMA_FBR_MIN_DES_t fbr1_min_des; // 0x2070 +typedef struct _RXDMA_t { /* Location: */ + RXDMA_CSR_t csr; /* 0x2000 */ + u32 dma_wb_base_lo; /* 0x2004 */ + u32 dma_wb_base_hi; /* 0x2008 */ + RXDMA_NUM_PKT_DONE_t num_pkt_done; /* 0x200C */ + RXDMA_MAX_PKT_TIME_t max_pkt_time; /* 0x2010 */ + DMA10W_t rxq_rd_addr; /* 0x2014 */ + DMA10W_t rxq_rd_addr_ext; /* 0x2018 */ + DMA10W_t rxq_wr_addr; /* 0x201C */ + u32 psr_base_lo; /* 0x2020 */ + u32 psr_base_hi; /* 0x2024 */ + RXDMA_PSR_NUM_DES_t psr_num_des; /* 0x2028 */ + RXDMA_PSR_AVAIL_OFFSET_t psr_avail_offset; /* 0x202C */ + RXDMA_PSR_FULL_OFFSET_t psr_full_offset; /* 0x2030 */ + RXDMA_PSR_ACCESS_INDEX_t psr_access_index; /* 0x2034 */ + RXDMA_PSR_MIN_DES_t psr_min_des; /* 0x2038 */ + u32 fbr0_base_lo; /* 0x203C */ + u32 fbr0_base_hi; /* 0x2040 */ + RXDMA_FBR_NUM_DES_t fbr0_num_des; /* 0x2044 */ + DMA10W_t fbr0_avail_offset; /* 0x2048 */ + DMA10W_t fbr0_full_offset; /* 0x204C */ + RXDMA_FBC_RD_INDEX_t fbr0_rd_index; /* 0x2050 */ + RXDMA_FBR_MIN_DES_t fbr0_min_des; /* 0x2054 */ + u32 fbr1_base_lo; /* 0x2058 */ + u32 fbr1_base_hi; /* 0x205C */ + RXDMA_FBR_NUM_DES_t fbr1_num_des; /* 0x2060 */ + DMA10W_t fbr1_avail_offset; /* 0x2064 */ + DMA10W_t fbr1_full_offset; /* 0x2068 */ + RXDMA_FBC_RD_INDEX_t fbr1_rd_index; /* 0x206C */ + RXDMA_FBR_MIN_DES_t fbr1_min_des; /* 0x2070 */ } RXDMA_t, *PRXDMA_t; /* END OF RXDMA REGISTER ADDRESS MAP */ @@ -895,25 +895,25 @@ typedef union _TXMAC_CTL_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 unused:24; // bits 8-31 - u32 cklseg_diable:1; // bit 7 - u32 ckbcnt_disable:1; // bit 6 - u32 cksegnum:1; // bit 5 - u32 async_disable:1; // bit 4 - u32 fc_disable:1; // bit 3 - u32 mcif_disable:1; // bit 2 - u32 mif_disable:1; // bit 1 - u32 txmac_en:1; // bit 0 + u32 unused:24; /* bits 8-31 */ + u32 cklseg_diable:1; /* bit 7 */ + u32 ckbcnt_disable:1; /* bit 6 */ + u32 cksegnum:1; /* bit 5 */ + u32 async_disable:1; /* bit 4 */ + u32 fc_disable:1; /* bit 3 */ + u32 mcif_disable:1; /* bit 2 */ + u32 mif_disable:1; /* bit 1 */ + u32 txmac_en:1; /* bit 0 */ #else - u32 txmac_en:1; // bit 0 - u32 mif_disable:1; // bit 1 mac interface - u32 mcif_disable:1; // bit 2 mem. contr. interface - u32 fc_disable:1; // bit 3 - u32 async_disable:1; // bit 4 - u32 cksegnum:1; // bit 5 - u32 ckbcnt_disable:1; // bit 6 - u32 cklseg_diable:1; // bit 7 - u32 unused:24; // bits 8-31 + u32 txmac_en:1; /* bit 0 */ + u32 mif_disable:1; /* bit 1 mac interface */ + u32 mcif_disable:1; /* bit 2 mem. contr. interface */ + u32 fc_disable:1; /* bit 3 */ + u32 async_disable:1; /* bit 4 */ + u32 cksegnum:1; /* bit 5 */ + u32 ckbcnt_disable:1; /* bit 6 */ + u32 cklseg_diable:1; /* bit 7 */ + u32 unused:24; /* bits 8-31 */ #endif } bits; } TXMAC_CTL_t, *PTXMAC_CTL_t; @@ -926,15 +926,15 @@ typedef union _TXMAC_SHADOW_PTR_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 reserved2:5; // bits 27-31 - u32 txq_rd_ptr:11; // bits 16-26 - u32 reserved:5; // bits 11-15 - u32 txq_wr_ptr:11; // bits 0-10 + u32 reserved2:5; /* bits 27-31 */ + u32 txq_rd_ptr:11; /* bits 16-26 */ + u32 reserved:5; /* bits 11-15 */ + u32 txq_wr_ptr:11; /* bits 0-10 */ #else - u32 txq_wr_ptr:11; // bits 0-10 - u32 reserved:5; // bits 11-15 - u32 txq_rd_ptr:11; // bits 16-26 - u32 reserved2:5; // bits 27-31 + u32 txq_wr_ptr:11; /* bits 0-10 */ + u32 reserved:5; /* bits 11-15 */ + u32 txq_rd_ptr:11; /* bits 16-26 */ + u32 reserved2:5; /* bits 27-31 */ #endif } bits; } TXMAC_SHADOW_PTR_t, *PTXMAC_SHADOW_PTR_t; @@ -947,15 +947,15 @@ typedef union _TXMAC_ERR_CNT_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 unused:20; // bits 12-31 - u32 reserved:4; // bits 8-11 - u32 txq_underrun:4; // bits 4-7 - u32 fifo_underrun:4; // bits 0-3 + u32 unused:20; /* bits 12-31 */ + u32 reserved:4; /* bits 8-11 */ + u32 txq_underrun:4; /* bits 4-7 */ + u32 fifo_underrun:4; /* bits 0-3 */ #else - u32 fifo_underrun:4; // bits 0-3 - u32 txq_underrun:4; // bits 4-7 - u32 reserved:4; // bits 8-11 - u32 unused:20; // bits 12-31 + u32 fifo_underrun:4; /* bits 0-3 */ + u32 txq_underrun:4; /* bits 4-7 */ + u32 reserved:4; /* bits 8-11 */ + u32 unused:20; /* bits 12-31 */ #endif } bits; } TXMAC_ERR_CNT_t, *PTXMAC_ERR_CNT_t; @@ -968,11 +968,11 @@ typedef union _TXMAC_MAX_FILL_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 unused:20; // bits 12-31 - u32 max_fill:12; // bits 0-11 + u32 unused:20; /* bits 12-31 */ + u32 max_fill:12; /* bits 0-11 */ #else - u32 max_fill:12; // bits 0-11 - u32 unused:20; // bits 12-31 + u32 max_fill:12; /* bits 0-11 */ + u32 unused:20; /* bits 12-31 */ #endif } bits; } TXMAC_MAX_FILL_t, *PTXMAC_MAX_FILL_t; @@ -985,11 +985,11 @@ typedef union _TXMAC_CF_PARAM_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 cfep:16; // bits 16-31 - u32 cfpt:16; // bits 0-15 + u32 cfep:16; /* bits 16-31 */ + u32 cfpt:16; /* bits 0-15 */ #else - u32 cfpt:16; // bits 0-15 - u32 cfep:16; // bits 16-31 + u32 cfpt:16; /* bits 0-15 */ + u32 cfep:16; /* bits 16-31 */ #endif } bits; } TXMAC_CF_PARAM_t, *PTXMAC_CF_PARAM_t; @@ -1002,17 +1002,17 @@ typedef union _TXMAC_TXTEST_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 unused2:15; // bits 17-31 - u32 reserved1:1; // bit 16 - u32 txtest_en:1; // bit 15 - u32 unused1:4; // bits 11-14 - u32 txqtest_ptr:11; // bits 0-11 + u32 unused2:15; /* bits 17-31 */ + u32 reserved1:1; /* bit 16 */ + u32 txtest_en:1; /* bit 15 */ + u32 unused1:4; /* bits 11-14 */ + u32 txqtest_ptr:11; /* bits 0-11 */ #else - u32 txqtest_ptr:11; // bits 0-10 - u32 unused1:4; // bits 11-14 - u32 txtest_en:1; // bit 15 - u32 reserved1:1; // bit 16 - u32 unused2:15; // bits 17-31 + u32 txqtest_ptr:11; /* bits 0-10 */ + u32 unused1:4; /* bits 11-14 */ + u32 txtest_en:1; /* bit 15 */ + u32 reserved1:1; /* bit 16 */ + u32 unused2:15; /* bits 17-31 */ #endif } bits; } TXMAC_TXTEST_t, *PTXMAC_TXTEST_t; @@ -1025,25 +1025,25 @@ typedef union _TXMAC_ERR_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 unused2:23; // bits 9-31 - u32 fifo_underrun:1; // bit 8 - u32 unused1:2; // bits 6-7 - u32 ctrl2_err:1; // bit 5 - u32 txq_underrun:1; // bit 4 - u32 bcnt_err:1; // bit 3 - u32 lseg_err:1; // bit 2 - u32 segnum_err:1; // bit 1 - u32 seg0_err:1; // bit 0 + u32 unused2:23; /* bits 9-31 */ + u32 fifo_underrun:1; /* bit 8 */ + u32 unused1:2; /* bits 6-7 */ + u32 ctrl2_err:1; /* bit 5 */ + u32 txq_underrun:1; /* bit 4 */ + u32 bcnt_err:1; /* bit 3 */ + u32 lseg_err:1; /* bit 2 */ + u32 segnum_err:1; /* bit 1 */ + u32 seg0_err:1; /* bit 0 */ #else - u32 seg0_err:1; // bit 0 - u32 segnum_err:1; // bit 1 - u32 lseg_err:1; // bit 2 - u32 bcnt_err:1; // bit 3 - u32 txq_underrun:1; // bit 4 - u32 ctrl2_err:1; // bit 5 - u32 unused1:2; // bits 6-7 - u32 fifo_underrun:1; // bit 8 - u32 unused2:23; // bits 9-31 + u32 seg0_err:1; /* bit 0 */ + u32 segnum_err:1; /* bit 1 */ + u32 lseg_err:1; /* bit 2 */ + u32 bcnt_err:1; /* bit 3 */ + u32 txq_underrun:1; /* bit 4 */ + u32 ctrl2_err:1; /* bit 5 */ + u32 unused1:2; /* bits 6-7 */ + u32 fifo_underrun:1; /* bit 8 */ + u32 unused2:23; /* bits 9-31 */ #endif } bits; } TXMAC_ERR_t, *PTXMAC_ERR_t; @@ -1056,25 +1056,25 @@ typedef union _TXMAC_ERR_INT_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 unused2:23; // bits 9-31 - u32 fifo_underrun:1; // bit 8 - u32 unused1:2; // bits 6-7 - u32 ctrl2_err:1; // bit 5 - u32 txq_underrun:1; // bit 4 - u32 bcnt_err:1; // bit 3 - u32 lseg_err:1; // bit 2 - u32 segnum_err:1; // bit 1 - u32 seg0_err:1; // bit 0 + u32 unused2:23; /* bits 9-31 */ + u32 fifo_underrun:1; /* bit 8 */ + u32 unused1:2; /* bits 6-7 */ + u32 ctrl2_err:1; /* bit 5 */ + u32 txq_underrun:1; /* bit 4 */ + u32 bcnt_err:1; /* bit 3 */ + u32 lseg_err:1; /* bit 2 */ + u32 segnum_err:1; /* bit 1 */ + u32 seg0_err:1; /* bit 0 */ #else - u32 seg0_err:1; // bit 0 - u32 segnum_err:1; // bit 1 - u32 lseg_err:1; // bit 2 - u32 bcnt_err:1; // bit 3 - u32 txq_underrun:1; // bit 4 - u32 ctrl2_err:1; // bit 5 - u32 unused1:2; // bits 6-7 - u32 fifo_underrun:1; // bit 8 - u32 unused2:23; // bits 9-31 + u32 seg0_err:1; /* bit 0 */ + u32 segnum_err:1; /* bit 1 */ + u32 lseg_err:1; /* bit 2 */ + u32 bcnt_err:1; /* bit 3 */ + u32 txq_underrun:1; /* bit 4 */ + u32 ctrl2_err:1; /* bit 5 */ + u32 unused1:2; /* bits 6-7 */ + u32 fifo_underrun:1; /* bit 8 */ + u32 unused2:23; /* bits 9-31 */ #endif } bits; } TXMAC_ERR_INT_t, *PTXMAC_ERR_INT_t; @@ -1087,13 +1087,13 @@ typedef union _TXMAC_CP_CTRL_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 unused:30; // bits 2-31 - u32 bp_req:1; // bit 1 - u32 bp_xonxoff:1; // bit 0 + u32 unused:30; /* bits 2-31 */ + u32 bp_req:1; /* bit 1 */ + u32 bp_xonxoff:1; /* bit 0 */ #else - u32 bp_xonxoff:1; // bit 0 - u32 bp_req:1; // bit 1 - u32 unused:30; // bits 2-31 + u32 bp_xonxoff:1; /* bit 0 */ + u32 bp_req:1; /* bit 1 */ + u32 unused:30; /* bits 2-31 */ #endif } bits; } TXMAC_BP_CTRL_t, *PTXMAC_BP_CTRL_t; @@ -1101,16 +1101,16 @@ typedef union _TXMAC_CP_CTRL_t { /* * Tx MAC Module of JAGCore Address Mapping */ -typedef struct _TXMAC_t { // Location: - TXMAC_CTL_t ctl; // 0x3000 - TXMAC_SHADOW_PTR_t shadow_ptr; // 0x3004 - TXMAC_ERR_CNT_t err_cnt; // 0x3008 - TXMAC_MAX_FILL_t max_fill; // 0x300C - TXMAC_CF_PARAM_t cf_param; // 0x3010 - TXMAC_TXTEST_t tx_test; // 0x3014 - TXMAC_ERR_t err; // 0x3018 - TXMAC_ERR_INT_t err_int; // 0x301C - TXMAC_BP_CTRL_t bp_ctrl; // 0x3020 +typedef struct _TXMAC_t { /* Location: */ + TXMAC_CTL_t ctl; /* 0x3000 */ + TXMAC_SHADOW_PTR_t shadow_ptr; /* 0x3004 */ + TXMAC_ERR_CNT_t err_cnt; /* 0x3008 */ + TXMAC_MAX_FILL_t max_fill; /* 0x300C */ + TXMAC_CF_PARAM_t cf_param; /* 0x3010 */ + TXMAC_TXTEST_t tx_test; /* 0x3014 */ + TXMAC_ERR_t err; /* 0x3018 */ + TXMAC_ERR_INT_t err_int; /* 0x301C */ + TXMAC_BP_CTRL_t bp_ctrl; /* 0x3020 */ } TXMAC_t, *PTXMAC_t; /* END OF TXMAC REGISTER ADDRESS MAP */ @@ -1125,23 +1125,23 @@ typedef union _RXMAC_CTRL_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 reserved:25; // bits 7-31 - u32 rxmac_int_disable:1; // bit 6 - u32 async_disable:1; // bit 5 - u32 mif_disable:1; // bit 4 - u32 wol_disable:1; // bit 3 - u32 pkt_filter_disable:1; // bit 2 - u32 mcif_disable:1; // bit 1 - u32 rxmac_en:1; // bit 0 + u32 reserved:25; /* bits 7-31 */ + u32 rxmac_int_disable:1; /* bit 6 */ + u32 async_disable:1; /* bit 5 */ + u32 mif_disable:1; /* bit 4 */ + u32 wol_disable:1; /* bit 3 */ + u32 pkt_filter_disable:1; /* bit 2 */ + u32 mcif_disable:1; /* bit 1 */ + u32 rxmac_en:1; /* bit 0 */ #else - u32 rxmac_en:1; // bit 0 - u32 mcif_disable:1; // bit 1 - u32 pkt_filter_disable:1; // bit 2 - u32 wol_disable:1; // bit 3 - u32 mif_disable:1; // bit 4 - u32 async_disable:1; // bit 5 - u32 rxmac_int_disable:1; // bit 6 - u32 reserved:25; // bits 7-31 + u32 rxmac_en:1; /* bit 0 */ + u32 mcif_disable:1; /* bit 1 */ + u32 pkt_filter_disable:1; /* bit 2 */ + u32 wol_disable:1; /* bit 3 */ + u32 mif_disable:1; /* bit 4 */ + u32 async_disable:1; /* bit 5 */ + u32 rxmac_int_disable:1; /* bit 6 */ + u32 reserved:25; /* bits 7-31 */ #endif } bits; } RXMAC_CTRL_t, *PRXMAC_CTRL_t; @@ -1154,35 +1154,35 @@ typedef union _RXMAC_WOL_CTL_CRC0_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 crc0:16; // bits 16-31 - u32 reserve:4; // bits 12-15 - u32 ignore_pp:1; // bit 11 - u32 ignore_mp:1; // bit 10 - u32 clr_intr:1; // bit 9 - u32 ignore_link_chg:1; // bit 8 - u32 ignore_uni:1; // bit 7 - u32 ignore_multi:1; // bit 6 - u32 ignore_broad:1; // bit 5 - u32 valid_crc4:1; // bit 4 - u32 valid_crc3:1; // bit 3 - u32 valid_crc2:1; // bit 2 - u32 valid_crc1:1; // bit 1 - u32 valid_crc0:1; // bit 0 -#else - u32 valid_crc0:1; // bit 0 - u32 valid_crc1:1; // bit 1 - u32 valid_crc2:1; // bit 2 - u32 valid_crc3:1; // bit 3 - u32 valid_crc4:1; // bit 4 - u32 ignore_broad:1; // bit 5 - u32 ignore_multi:1; // bit 6 - u32 ignore_uni:1; // bit 7 - u32 ignore_link_chg:1; // bit 8 - u32 clr_intr:1; // bit 9 - u32 ignore_mp:1; // bit 10 - u32 ignore_pp:1; // bit 11 - u32 reserve:4; // bits 12-15 - u32 crc0:16; // bits 16-31 + u32 crc0:16; /* bits 16-31 */ + u32 reserve:4; /* bits 12-15 */ + u32 ignore_pp:1; /* bit 11 */ + u32 ignore_mp:1; /* bit 10 */ + u32 clr_intr:1; /* bit 9 */ + u32 ignore_link_chg:1; /* bit 8 */ + u32 ignore_uni:1; /* bit 7 */ + u32 ignore_multi:1; /* bit 6 */ + u32 ignore_broad:1; /* bit 5 */ + u32 valid_crc4:1; /* bit 4 */ + u32 valid_crc3:1; /* bit 3 */ + u32 valid_crc2:1; /* bit 2 */ + u32 valid_crc1:1; /* bit 1 */ + u32 valid_crc0:1; /* bit 0 */ +#else + u32 valid_crc0:1; /* bit 0 */ + u32 valid_crc1:1; /* bit 1 */ + u32 valid_crc2:1; /* bit 2 */ + u32 valid_crc3:1; /* bit 3 */ + u32 valid_crc4:1; /* bit 4 */ + u32 ignore_broad:1; /* bit 5 */ + u32 ignore_multi:1; /* bit 6 */ + u32 ignore_uni:1; /* bit 7 */ + u32 ignore_link_chg:1; /* bit 8 */ + u32 clr_intr:1; /* bit 9 */ + u32 ignore_mp:1; /* bit 10 */ + u32 ignore_pp:1; /* bit 11 */ + u32 reserve:4; /* bits 12-15 */ + u32 crc0:16; /* bits 16-31 */ #endif } bits; } RXMAC_WOL_CTL_CRC0_t, *PRXMAC_WOL_CTL_CRC0_t; @@ -1195,11 +1195,11 @@ typedef union _RXMAC_WOL_CRC12_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 crc2:16; // bits 16-31 - u32 crc1:16; // bits 0-15 + u32 crc2:16; /* bits 16-31 */ + u32 crc1:16; /* bits 0-15 */ #else - u32 crc1:16; // bits 0-15 - u32 crc2:16; // bits 16-31 + u32 crc1:16; /* bits 0-15 */ + u32 crc2:16; /* bits 16-31 */ #endif } bits; } RXMAC_WOL_CRC12_t, *PRXMAC_WOL_CRC12_t; @@ -1212,11 +1212,11 @@ typedef union _RXMAC_WOL_CRC34_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 crc4:16; // bits 16-31 - u32 crc3:16; // bits 0-15 + u32 crc4:16; /* bits 16-31 */ + u32 crc3:16; /* bits 0-15 */ #else - u32 crc3:16; // bits 0-15 - u32 crc4:16; // bits 16-31 + u32 crc3:16; /* bits 0-15 */ + u32 crc4:16; /* bits 16-31 */ #endif } bits; } RXMAC_WOL_CRC34_t, *PRXMAC_WOL_CRC34_t; @@ -1229,15 +1229,15 @@ typedef union _RXMAC_WOL_SA_LO_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 sa3:8; // bits 24-31 - u32 sa4:8; // bits 16-23 - u32 sa5:8; // bits 8-15 - u32 sa6:8; // bits 0-7 + u32 sa3:8; /* bits 24-31 */ + u32 sa4:8; /* bits 16-23 */ + u32 sa5:8; /* bits 8-15 */ + u32 sa6:8; /* bits 0-7 */ #else - u32 sa6:8; // bits 0-7 - u32 sa5:8; // bits 8-15 - u32 sa4:8; // bits 16-23 - u32 sa3:8; // bits 24-31 + u32 sa6:8; /* bits 0-7 */ + u32 sa5:8; /* bits 8-15 */ + u32 sa4:8; /* bits 16-23 */ + u32 sa3:8; /* bits 24-31 */ #endif } bits; } RXMAC_WOL_SA_LO_t, *PRXMAC_WOL_SA_LO_t; @@ -1250,13 +1250,13 @@ typedef union _RXMAC_WOL_SA_HI_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 reserved:16; // bits 16-31 - u32 sa1:8; // bits 8-15 - u32 sa2:8; // bits 0-7 + u32 reserved:16; /* bits 16-31 */ + u32 sa1:8; /* bits 8-15 */ + u32 sa2:8; /* bits 0-7 */ #else - u32 sa2:8; // bits 0-7 - u32 sa1:8; // bits 8-15 - u32 reserved:16; // bits 16-31 + u32 sa2:8; /* bits 0-7 */ + u32 sa1:8; /* bits 8-15 */ + u32 reserved:16; /* bits 16-31 */ #endif } bits; } RXMAC_WOL_SA_HI_t, *PRXMAC_WOL_SA_HI_t; @@ -1275,15 +1275,15 @@ typedef union _RXMAC_UNI_PF_ADDR1_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 addr1_3:8; // bits 24-31 - u32 addr1_4:8; // bits 16-23 - u32 addr1_5:8; // bits 8-15 - u32 addr1_6:8; // bits 0-7 + u32 addr1_3:8; /* bits 24-31 */ + u32 addr1_4:8; /* bits 16-23 */ + u32 addr1_5:8; /* bits 8-15 */ + u32 addr1_6:8; /* bits 0-7 */ #else - u32 addr1_6:8; // bits 0-7 - u32 addr1_5:8; // bits 8-15 - u32 addr1_4:8; // bits 16-23 - u32 addr1_3:8; // bits 24-31 + u32 addr1_6:8; /* bits 0-7 */ + u32 addr1_5:8; /* bits 8-15 */ + u32 addr1_4:8; /* bits 16-23 */ + u32 addr1_3:8; /* bits 24-31 */ #endif } bits; } RXMAC_UNI_PF_ADDR1_t, *PRXMAC_UNI_PF_ADDR1_t; @@ -1296,15 +1296,15 @@ typedef union _RXMAC_UNI_PF_ADDR2_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 addr2_3:8; // bits 24-31 - u32 addr2_4:8; // bits 16-23 - u32 addr2_5:8; // bits 8-15 - u32 addr2_6:8; // bits 0-7 + u32 addr2_3:8; /* bits 24-31 */ + u32 addr2_4:8; /* bits 16-23 */ + u32 addr2_5:8; /* bits 8-15 */ + u32 addr2_6:8; /* bits 0-7 */ #else - u32 addr2_6:8; // bits 0-7 - u32 addr2_5:8; // bits 8-15 - u32 addr2_4:8; // bits 16-23 - u32 addr2_3:8; // bits 24-31 + u32 addr2_6:8; /* bits 0-7 */ + u32 addr2_5:8; /* bits 8-15 */ + u32 addr2_4:8; /* bits 16-23 */ + u32 addr2_3:8; /* bits 24-31 */ #endif } bits; } RXMAC_UNI_PF_ADDR2_t, *PRXMAC_UNI_PF_ADDR2_t; @@ -1317,15 +1317,15 @@ typedef union _RXMAC_UNI_PF_ADDR3_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 addr2_1:8; // bits 24-31 - u32 addr2_2:8; // bits 16-23 - u32 addr1_1:8; // bits 8-15 - u32 addr1_2:8; // bits 0-7 + u32 addr2_1:8; /* bits 24-31 */ + u32 addr2_2:8; /* bits 16-23 */ + u32 addr1_1:8; /* bits 8-15 */ + u32 addr1_2:8; /* bits 0-7 */ #else - u32 addr1_2:8; // bits 0-7 - u32 addr1_1:8; // bits 8-15 - u32 addr2_2:8; // bits 16-23 - u32 addr2_1:8; // bits 24-31 + u32 addr1_2:8; /* bits 0-7 */ + u32 addr1_1:8; /* bits 8-15 */ + u32 addr2_2:8; /* bits 16-23 */ + u32 addr2_1:8; /* bits 24-31 */ #endif } bits; } RXMAC_UNI_PF_ADDR3_t, *PRXMAC_UNI_PF_ADDR3_t; @@ -1344,21 +1344,21 @@ typedef union _RXMAC_PF_CTRL_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 unused2:9; // bits 23-31 - u32 min_pkt_size:7; // bits 16-22 - u32 unused1:12; // bits 4-15 - u32 filter_frag_en:1; // bit 3 - u32 filter_uni_en:1; // bit 2 - u32 filter_multi_en:1; // bit 1 - u32 filter_broad_en:1; // bit 0 + u32 unused2:9; /* bits 23-31 */ + u32 min_pkt_size:7; /* bits 16-22 */ + u32 unused1:12; /* bits 4-15 */ + u32 filter_frag_en:1; /* bit 3 */ + u32 filter_uni_en:1; /* bit 2 */ + u32 filter_multi_en:1; /* bit 1 */ + u32 filter_broad_en:1; /* bit 0 */ #else - u32 filter_broad_en:1; // bit 0 - u32 filter_multi_en:1; // bit 1 - u32 filter_uni_en:1; // bit 2 - u32 filter_frag_en:1; // bit 3 - u32 unused1:12; // bits 4-15 - u32 min_pkt_size:7; // bits 16-22 - u32 unused2:9; // bits 23-31 + u32 filter_broad_en:1; /* bit 0 */ + u32 filter_multi_en:1; /* bit 1 */ + u32 filter_uni_en:1; /* bit 2 */ + u32 filter_frag_en:1; /* bit 3 */ + u32 unused1:12; /* bits 4-15 */ + u32 min_pkt_size:7; /* bits 16-22 */ + u32 unused2:9; /* bits 23-31 */ #endif } bits; } RXMAC_PF_CTRL_t, *PRXMAC_PF_CTRL_t; @@ -1371,15 +1371,15 @@ typedef union _RXMAC_MCIF_CTRL_MAX_SEG_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 reserved:22; // bits 10-31 - u32 max_size:8; // bits 2-9 - u32 fc_en:1; // bit 1 - u32 seg_en:1; // bit 0 + u32 reserved:22; /* bits 10-31 */ + u32 max_size:8; /* bits 2-9 */ + u32 fc_en:1; /* bit 1 */ + u32 seg_en:1; /* bit 0 */ #else - u32 seg_en:1; // bit 0 - u32 fc_en:1; // bit 1 - u32 max_size:8; // bits 2-9 - u32 reserved:22; // bits 10-31 + u32 seg_en:1; /* bit 0 */ + u32 fc_en:1; /* bit 1 */ + u32 max_size:8; /* bits 2-9 */ + u32 reserved:22; /* bits 10-31 */ #endif } bits; } RXMAC_MCIF_CTRL_MAX_SEG_t, *PRXMAC_MCIF_CTRL_MAX_SEG_t; @@ -1392,15 +1392,15 @@ typedef union _RXMAC_MCIF_WATER_MARK_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 reserved2:6; // bits 26-31 - u32 mark_hi:10; // bits 16-25 - u32 reserved1:6; // bits 10-15 - u32 mark_lo:10; // bits 0-9 + u32 reserved2:6; /* bits 26-31 */ + u32 mark_hi:10; /* bits 16-25 */ + u32 reserved1:6; /* bits 10-15 */ + u32 mark_lo:10; /* bits 0-9 */ #else - u32 mark_lo:10; // bits 0-9 - u32 reserved1:6; // bits 10-15 - u32 mark_hi:10; // bits 16-25 - u32 reserved2:6; // bits 26-31 + u32 mark_lo:10; /* bits 0-9 */ + u32 reserved1:6; /* bits 10-15 */ + u32 mark_hi:10; /* bits 16-25 */ + u32 reserved2:6; /* bits 26-31 */ #endif } bits; } RXMAC_MCIF_WATER_MARK_t, *PRXMAC_MCIF_WATER_MARK_t; @@ -1413,15 +1413,15 @@ typedef union _RXMAC_RXQ_DIAG_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 reserved2:6; // bits 26-31 - u32 rd_ptr:10; // bits 16-25 - u32 reserved1:6; // bits 10-15 - u32 wr_ptr:10; // bits 0-9 + u32 reserved2:6; /* bits 26-31 */ + u32 rd_ptr:10; /* bits 16-25 */ + u32 reserved1:6; /* bits 10-15 */ + u32 wr_ptr:10; /* bits 0-9 */ #else - u32 wr_ptr:10; // bits 0-9 - u32 reserved1:6; // bits 10-15 - u32 rd_ptr:10; // bits 16-25 - u32 reserved2:6; // bits 26-31 + u32 wr_ptr:10; /* bits 0-9 */ + u32 reserved1:6; /* bits 10-15 */ + u32 rd_ptr:10; /* bits 16-25 */ + u32 reserved2:6; /* bits 26-31 */ #endif } bits; } RXMAC_RXQ_DIAG_t, *PRXMAC_RXQ_DIAG_t; @@ -1434,15 +1434,15 @@ typedef union _RXMAC_SPACE_AVAIL_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 reserved2:15; // bits 17-31 - u32 space_avail_en:1; // bit 16 - u32 reserved1:6; // bits 10-15 - u32 space_avail:10; // bits 0-9 + u32 reserved2:15; /* bits 17-31 */ + u32 space_avail_en:1; /* bit 16 */ + u32 reserved1:6; /* bits 10-15 */ + u32 space_avail:10; /* bits 0-9 */ #else - u32 space_avail:10; // bits 0-9 - u32 reserved1:6; // bits 10-15 - u32 space_avail_en:1; // bit 16 - u32 reserved2:15; // bits 17-31 + u32 space_avail:10; /* bits 0-9 */ + u32 reserved1:6; /* bits 10-15 */ + u32 space_avail_en:1; /* bit 16 */ + u32 reserved2:15; /* bits 17-31 */ #endif } bits; } RXMAC_SPACE_AVAIL_t, *PRXMAC_SPACE_AVAIL_t; @@ -1455,13 +1455,13 @@ typedef union _RXMAC_MIF_CTL_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 reserve:14; // bits 18-31 - u32 drop_pkt_en:1; // bit 17 - u32 drop_pkt_mask:17; // bits 0-16 + u32 reserve:14; /* bits 18-31 */ + u32 drop_pkt_en:1; /* bit 17 */ + u32 drop_pkt_mask:17; /* bits 0-16 */ #else - u32 drop_pkt_mask:17; // bits 0-16 - u32 drop_pkt_en:1; // bit 17 - u32 reserve:14; // bits 18-31 + u32 drop_pkt_mask:17; /* bits 0-16 */ + u32 drop_pkt_en:1; /* bit 17 */ + u32 reserve:14; /* bits 18-31 */ #endif } bits; } RXMAC_MIF_CTL_t, *PRXMAC_MIF_CTL_t; @@ -1474,17 +1474,17 @@ typedef union _RXMAC_ERROR_REG_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 reserve:28; // bits 4-31 - u32 mif:1; // bit 3 - u32 async:1; // bit 2 - u32 pkt_filter:1; // bit 1 - u32 mcif:1; // bit 0 + u32 reserve:28; /* bits 4-31 */ + u32 mif:1; /* bit 3 */ + u32 async:1; /* bit 2 */ + u32 pkt_filter:1; /* bit 1 */ + u32 mcif:1; /* bit 0 */ #else - u32 mcif:1; // bit 0 - u32 pkt_filter:1; // bit 1 - u32 async:1; // bit 2 - u32 mif:1; // bit 3 - u32 reserve:28; // bits 4-31 + u32 mcif:1; /* bit 0 */ + u32 pkt_filter:1; /* bit 1 */ + u32 async:1; /* bit 2 */ + u32 mif:1; /* bit 3 */ + u32 reserve:28; /* bits 4-31 */ #endif } bits; } RXMAC_ERROR_REG_t, *PRXMAC_ERROR_REG_t; @@ -1492,48 +1492,48 @@ typedef union _RXMAC_ERROR_REG_t { /* * Rx MAC Module of JAGCore Address Mapping */ -typedef struct _RXMAC_t { // Location: - RXMAC_CTRL_t ctrl; // 0x4000 - RXMAC_WOL_CTL_CRC0_t crc0; // 0x4004 - RXMAC_WOL_CRC12_t crc12; // 0x4008 - RXMAC_WOL_CRC34_t crc34; // 0x400C - RXMAC_WOL_SA_LO_t sa_lo; // 0x4010 - RXMAC_WOL_SA_HI_t sa_hi; // 0x4014 - u32 mask0_word0; // 0x4018 - u32 mask0_word1; // 0x401C - u32 mask0_word2; // 0x4020 - u32 mask0_word3; // 0x4024 - u32 mask1_word0; // 0x4028 - u32 mask1_word1; // 0x402C - u32 mask1_word2; // 0x4030 - u32 mask1_word3; // 0x4034 - u32 mask2_word0; // 0x4038 - u32 mask2_word1; // 0x403C - u32 mask2_word2; // 0x4040 - u32 mask2_word3; // 0x4044 - u32 mask3_word0; // 0x4048 - u32 mask3_word1; // 0x404C - u32 mask3_word2; // 0x4050 - u32 mask3_word3; // 0x4054 - u32 mask4_word0; // 0x4058 - u32 mask4_word1; // 0x405C - u32 mask4_word2; // 0x4060 - u32 mask4_word3; // 0x4064 - RXMAC_UNI_PF_ADDR1_t uni_pf_addr1; // 0x4068 - RXMAC_UNI_PF_ADDR2_t uni_pf_addr2; // 0x406C - RXMAC_UNI_PF_ADDR3_t uni_pf_addr3; // 0x4070 - u32 multi_hash1; // 0x4074 - u32 multi_hash2; // 0x4078 - u32 multi_hash3; // 0x407C - u32 multi_hash4; // 0x4080 - RXMAC_PF_CTRL_t pf_ctrl; // 0x4084 - RXMAC_MCIF_CTRL_MAX_SEG_t mcif_ctrl_max_seg; // 0x4088 - RXMAC_MCIF_WATER_MARK_t mcif_water_mark; // 0x408C - RXMAC_RXQ_DIAG_t rxq_diag; // 0x4090 - RXMAC_SPACE_AVAIL_t space_avail; // 0x4094 - - RXMAC_MIF_CTL_t mif_ctrl; // 0x4098 - RXMAC_ERROR_REG_t err_reg; // 0x409C +typedef struct _RXMAC_t { /* Location: */ + RXMAC_CTRL_t ctrl; /* 0x4000 */ + RXMAC_WOL_CTL_CRC0_t crc0; /* 0x4004 */ + RXMAC_WOL_CRC12_t crc12; /* 0x4008 */ + RXMAC_WOL_CRC34_t crc34; /* 0x400C */ + RXMAC_WOL_SA_LO_t sa_lo; /* 0x4010 */ + RXMAC_WOL_SA_HI_t sa_hi; /* 0x4014 */ + u32 mask0_word0; /* 0x4018 */ + u32 mask0_word1; /* 0x401C */ + u32 mask0_word2; /* 0x4020 */ + u32 mask0_word3; /* 0x4024 */ + u32 mask1_word0; /* 0x4028 */ + u32 mask1_word1; /* 0x402C */ + u32 mask1_word2; /* 0x4030 */ + u32 mask1_word3; /* 0x4034 */ + u32 mask2_word0; /* 0x4038 */ + u32 mask2_word1; /* 0x403C */ + u32 mask2_word2; /* 0x4040 */ + u32 mask2_word3; /* 0x4044 */ + u32 mask3_word0; /* 0x4048 */ + u32 mask3_word1; /* 0x404C */ + u32 mask3_word2; /* 0x4050 */ + u32 mask3_word3; /* 0x4054 */ + u32 mask4_word0; /* 0x4058 */ + u32 mask4_word1; /* 0x405C */ + u32 mask4_word2; /* 0x4060 */ + u32 mask4_word3; /* 0x4064 */ + RXMAC_UNI_PF_ADDR1_t uni_pf_addr1; /* 0x4068 */ + RXMAC_UNI_PF_ADDR2_t uni_pf_addr2; /* 0x406C */ + RXMAC_UNI_PF_ADDR3_t uni_pf_addr3; /* 0x4070 */ + u32 multi_hash1; /* 0x4074 */ + u32 multi_hash2; /* 0x4078 */ + u32 multi_hash3; /* 0x407C */ + u32 multi_hash4; /* 0x4080 */ + RXMAC_PF_CTRL_t pf_ctrl; /* 0x4084 */ + RXMAC_MCIF_CTRL_MAX_SEG_t mcif_ctrl_max_seg; /* 0x4088 */ + RXMAC_MCIF_WATER_MARK_t mcif_water_mark; /* 0x408C */ + RXMAC_RXQ_DIAG_t rxq_diag; /* 0x4090 */ + RXMAC_SPACE_AVAIL_t space_avail; /* 0x4094 */ + + RXMAC_MIF_CTL_t mif_ctrl; /* 0x4098 */ + RXMAC_ERROR_REG_t err_reg; /* 0x409C */ } RXMAC_t, *PRXMAC_t; /* END OF TXMAC REGISTER ADDRESS MAP */ @@ -1549,39 +1549,39 @@ typedef union _MAC_CFG1_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 soft_reset:1; // bit 31 - u32 sim_reset:1; // bit 30 - u32 reserved3:10; // bits 20-29 - u32 reset_rx_mc:1; // bit 19 - u32 reset_tx_mc:1; // bit 18 - u32 reset_rx_fun:1; // bit 17 - u32 reset_tx_fun:1; // bit 16 - u32 reserved2:7; // bits 9-15 - u32 loop_back:1; // bit 8 - u32 reserved1:2; // bits 6-7 - u32 rx_flow:1; // bit 5 - u32 tx_flow:1; // bit 4 - u32 syncd_rx_en:1; // bit 3 - u32 rx_enable:1; // bit 2 - u32 syncd_tx_en:1; // bit 1 - u32 tx_enable:1; // bit 0 -#else - u32 tx_enable:1; // bit 0 - u32 syncd_tx_en:1; // bit 1 - u32 rx_enable:1; // bit 2 - u32 syncd_rx_en:1; // bit 3 - u32 tx_flow:1; // bit 4 - u32 rx_flow:1; // bit 5 - u32 reserved1:2; // bits 6-7 - u32 loop_back:1; // bit 8 - u32 reserved2:7; // bits 9-15 - u32 reset_tx_fun:1; // bit 16 - u32 reset_rx_fun:1; // bit 17 - u32 reset_tx_mc:1; // bit 18 - u32 reset_rx_mc:1; // bit 19 - u32 reserved3:10; // bits 20-29 - u32 sim_reset:1; // bit 30 - u32 soft_reset:1; // bit 31 + u32 soft_reset:1; /* bit 31 */ + u32 sim_reset:1; /* bit 30 */ + u32 reserved3:10; /* bits 20-29 */ + u32 reset_rx_mc:1; /* bit 19 */ + u32 reset_tx_mc:1; /* bit 18 */ + u32 reset_rx_fun:1; /* bit 17 */ + u32 reset_tx_fun:1; /* bit 16 */ + u32 reserved2:7; /* bits 9-15 */ + u32 loop_back:1; /* bit 8 */ + u32 reserved1:2; /* bits 6-7 */ + u32 rx_flow:1; /* bit 5 */ + u32 tx_flow:1; /* bit 4 */ + u32 syncd_rx_en:1; /* bit 3 */ + u32 rx_enable:1; /* bit 2 */ + u32 syncd_tx_en:1; /* bit 1 */ + u32 tx_enable:1; /* bit 0 */ +#else + u32 tx_enable:1; /* bit 0 */ + u32 syncd_tx_en:1; /* bit 1 */ + u32 rx_enable:1; /* bit 2 */ + u32 syncd_rx_en:1; /* bit 3 */ + u32 tx_flow:1; /* bit 4 */ + u32 rx_flow:1; /* bit 5 */ + u32 reserved1:2; /* bits 6-7 */ + u32 loop_back:1; /* bit 8 */ + u32 reserved2:7; /* bits 9-15 */ + u32 reset_tx_fun:1; /* bit 16 */ + u32 reset_rx_fun:1; /* bit 17 */ + u32 reset_tx_mc:1; /* bit 18 */ + u32 reset_rx_mc:1; /* bit 19 */ + u32 reserved3:10; /* bits 20-29 */ + u32 sim_reset:1; /* bit 30 */ + u32 soft_reset:1; /* bit 31 */ #endif } bits; } MAC_CFG1_t, *PMAC_CFG1_t; @@ -1594,29 +1594,29 @@ typedef union _MAC_CFG2_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 reserved3:16; // bits 16-31 - u32 preamble_len:4; // bits 12-15 - u32 reserved2:2; // bits 10-11 - u32 if_mode:2; // bits 8-9 - u32 reserved1:2; // bits 6-7 - u32 huge_frame:1; // bit 5 - u32 len_check:1; // bit 4 - u32 undefined:1; // bit 3 - u32 pad_crc:1; // bit 2 - u32 crc_enable:1; // bit 1 - u32 full_duplex:1; // bit 0 -#else - u32 full_duplex:1; // bit 0 - u32 crc_enable:1; // bit 1 - u32 pad_crc:1; // bit 2 - u32 undefined:1; // bit 3 - u32 len_check:1; // bit 4 - u32 huge_frame:1; // bit 5 - u32 reserved1:2; // bits 6-7 - u32 if_mode:2; // bits 8-9 - u32 reserved2:2; // bits 10-11 - u32 preamble_len:4; // bits 12-15 - u32 reserved3:16; // bits 16-31 + u32 reserved3:16; /* bits 16-31 */ + u32 preamble_len:4; /* bits 12-15 */ + u32 reserved2:2; /* bits 10-11 */ + u32 if_mode:2; /* bits 8-9 */ + u32 reserved1:2; /* bits 6-7 */ + u32 huge_frame:1; /* bit 5 */ + u32 len_check:1; /* bit 4 */ + u32 undefined:1; /* bit 3 */ + u32 pad_crc:1; /* bit 2 */ + u32 crc_enable:1; /* bit 1 */ + u32 full_duplex:1; /* bit 0 */ +#else + u32 full_duplex:1; /* bit 0 */ + u32 crc_enable:1; /* bit 1 */ + u32 pad_crc:1; /* bit 2 */ + u32 undefined:1; /* bit 3 */ + u32 len_check:1; /* bit 4 */ + u32 huge_frame:1; /* bit 5 */ + u32 reserved1:2; /* bits 6-7 */ + u32 if_mode:2; /* bits 8-9 */ + u32 reserved2:2; /* bits 10-11 */ + u32 preamble_len:4; /* bits 12-15 */ + u32 reserved3:16; /* bits 16-31 */ #endif } bits; } MAC_CFG2_t, *PMAC_CFG2_t; @@ -1629,21 +1629,21 @@ typedef union _MAC_IPG_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 reserved:1; // bit 31 - u32 non_B2B_ipg_1:7; // bits 24-30 - u32 undefined2:1; // bit 23 - u32 non_B2B_ipg_2:7; // bits 16-22 - u32 min_ifg_enforce:8; // bits 8-15 - u32 undefined1:1; // bit 7 - u32 B2B_ipg:7; // bits 0-6 + u32 reserved:1; /* bit 31 */ + u32 non_B2B_ipg_1:7; /* bits 24-30 */ + u32 undefined2:1; /* bit 23 */ + u32 non_B2B_ipg_2:7; /* bits 16-22 */ + u32 min_ifg_enforce:8; /* bits 8-15 */ + u32 undefined1:1; /* bit 7 */ + u32 B2B_ipg:7; /* bits 0-6 */ #else - u32 B2B_ipg:7; // bits 0-6 - u32 undefined1:1; // bit 7 - u32 min_ifg_enforce:8; // bits 8-15 - u32 non_B2B_ipg_2:7; // bits 16-22 - u32 undefined2:1; // bit 23 - u32 non_B2B_ipg_1:7; // bits 24-30 - u32 reserved:1; // bit 31 + u32 B2B_ipg:7; /* bits 0-6 */ + u32 undefined1:1; /* bit 7 */ + u32 min_ifg_enforce:8; /* bits 8-15 */ + u32 non_B2B_ipg_2:7; /* bits 16-22 */ + u32 undefined2:1; /* bit 23 */ + u32 non_B2B_ipg_1:7; /* bits 24-30 */ + u32 reserved:1; /* bit 31 */ #endif } bits; } MAC_IPG_t, *PMAC_IPG_t; @@ -1656,25 +1656,25 @@ typedef union _MAC_HFDP_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 reserved2:8; // bits 24-31 - u32 alt_beb_trunc:4; // bits 23-20 - u32 alt_beb_enable:1; // bit 19 - u32 bp_no_backoff:1; // bit 18 - u32 no_backoff:1; // bit 17 - u32 excess_defer:1; // bit 16 - u32 rexmit_max:4; // bits 12-15 - u32 reserved1:2; // bits 10-11 - u32 coll_window:10; // bits 0-9 + u32 reserved2:8; /* bits 24-31 */ + u32 alt_beb_trunc:4; /* bits 23-20 */ + u32 alt_beb_enable:1; /* bit 19 */ + u32 bp_no_backoff:1; /* bit 18 */ + u32 no_backoff:1; /* bit 17 */ + u32 excess_defer:1; /* bit 16 */ + u32 rexmit_max:4; /* bits 12-15 */ + u32 reserved1:2; /* bits 10-11 */ + u32 coll_window:10; /* bits 0-9 */ #else - u32 coll_window:10; // bits 0-9 - u32 reserved1:2; // bits 10-11 - u32 rexmit_max:4; // bits 12-15 - u32 excess_defer:1; // bit 16 - u32 no_backoff:1; // bit 17 - u32 bp_no_backoff:1; // bit 18 - u32 alt_beb_enable:1; // bit 19 - u32 alt_beb_trunc:4; // bits 23-20 - u32 reserved2:8; // bits 24-31 + u32 coll_window:10; /* bits 0-9 */ + u32 reserved1:2; /* bits 10-11 */ + u32 rexmit_max:4; /* bits 12-15 */ + u32 excess_defer:1; /* bit 16 */ + u32 no_backoff:1; /* bit 17 */ + u32 bp_no_backoff:1; /* bit 18 */ + u32 alt_beb_enable:1; /* bit 19 */ + u32 alt_beb_trunc:4; /* bits 23-20 */ + u32 reserved2:8; /* bits 24-31 */ #endif } bits; } MAC_HFDP_t, *PMAC_HFDP_t; @@ -1687,11 +1687,11 @@ typedef union _MAC_MAX_FM_LEN_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 reserved:16; // bits 16-31 - u32 max_len:16; // bits 0-15 + u32 reserved:16; /* bits 16-31 */ + u32 max_len:16; /* bits 0-15 */ #else - u32 max_len:16; // bits 0-15 - u32 reserved:16; // bits 16-31 + u32 max_len:16; /* bits 0-15 */ + u32 reserved:16; /* bits 16-31 */ #endif } bits; } MAC_MAX_FM_LEN_t, *PMAC_MAX_FM_LEN_t; @@ -1710,11 +1710,11 @@ typedef union _MAC_TEST_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 unused:29; // bits 3-31 - u32 mac_test:3; // bits 0-2 + u32 unused:29; /* bits 3-31 */ + u32 mac_test:3; /* bits 0-2 */ #else - u32 mac_test:3; // bits 0-2 - u32 unused:29; // bits 3-31 + u32 mac_test:3; /* bits 0-2 */ + u32 unused:29; /* bits 3-31 */ #endif } bits; } MAC_TEST_t, *PMAC_TEST_t; @@ -1727,19 +1727,19 @@ typedef union _MII_MGMT_CFG_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 reset_mii_mgmt:1; // bit 31 - u32 reserved:25; // bits 6-30 - u32 scan_auto_incremt:1; // bit 5 - u32 preamble_suppress:1; // bit 4 - u32 undefined:1; // bit 3 - u32 mgmt_clk_reset:3; // bits 0-2 + u32 reset_mii_mgmt:1; /* bit 31 */ + u32 reserved:25; /* bits 6-30 */ + u32 scan_auto_incremt:1; /* bit 5 */ + u32 preamble_suppress:1; /* bit 4 */ + u32 undefined:1; /* bit 3 */ + u32 mgmt_clk_reset:3; /* bits 0-2 */ #else - u32 mgmt_clk_reset:3; // bits 0-2 - u32 undefined:1; // bit 3 - u32 preamble_suppress:1; // bit 4 - u32 scan_auto_incremt:1; // bit 5 - u32 reserved:25; // bits 6-30 - u32 reset_mii_mgmt:1; // bit 31 + u32 mgmt_clk_reset:3; /* bits 0-2 */ + u32 undefined:1; /* bit 3 */ + u32 preamble_suppress:1; /* bit 4 */ + u32 scan_auto_incremt:1; /* bit 5 */ + u32 reserved:25; /* bits 6-30 */ + u32 reset_mii_mgmt:1; /* bit 31 */ #endif } bits; } MII_MGMT_CFG_t, *PMII_MGMT_CFG_t; @@ -1752,13 +1752,13 @@ typedef union _MII_MGMT_CMD_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 reserved:30; // bits 2-31 - u32 scan_cycle:1; // bit 1 - u32 read_cycle:1; // bit 0 + u32 reserved:30; /* bits 2-31 */ + u32 scan_cycle:1; /* bit 1 */ + u32 read_cycle:1; /* bit 0 */ #else - u32 read_cycle:1; // bit 0 - u32 scan_cycle:1; // bit 1 - u32 reserved:30; // bits 2-31 + u32 read_cycle:1; /* bit 0 */ + u32 scan_cycle:1; /* bit 1 */ + u32 reserved:30; /* bits 2-31 */ #endif } bits; } MII_MGMT_CMD_t, *PMII_MGMT_CMD_t; @@ -1771,15 +1771,15 @@ typedef union _MII_MGMT_ADDR_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 reserved2:19; // bit 13-31 - u32 phy_addr:5; // bits 8-12 - u32 reserved1:3; // bits 5-7 - u32 reg_addr:5; // bits 0-4 + u32 reserved2:19; /* bit 13-31 */ + u32 phy_addr:5; /* bits 8-12 */ + u32 reserved1:3; /* bits 5-7 */ + u32 reg_addr:5; /* bits 0-4 */ #else - u32 reg_addr:5; // bits 0-4 - u32 reserved1:3; // bits 5-7 - u32 phy_addr:5; // bits 8-12 - u32 reserved2:19; // bit 13-31 + u32 reg_addr:5; /* bits 0-4 */ + u32 reserved1:3; /* bits 5-7 */ + u32 phy_addr:5; /* bits 8-12 */ + u32 reserved2:19; /* bit 13-31 */ #endif } bits; } MII_MGMT_ADDR_t, *PMII_MGMT_ADDR_t; @@ -1792,11 +1792,11 @@ typedef union _MII_MGMT_CTRL_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 reserved:16; // bits 16-31 - u32 phy_ctrl:16; // bits 0-15 + u32 reserved:16; /* bits 16-31 */ + u32 phy_ctrl:16; /* bits 0-15 */ #else - u32 phy_ctrl:16; // bits 0-15 - u32 reserved:16; // bits 16-31 + u32 phy_ctrl:16; /* bits 0-15 */ + u32 reserved:16; /* bits 16-31 */ #endif } bits; } MII_MGMT_CTRL_t, *PMII_MGMT_CTRL_t; @@ -1809,11 +1809,11 @@ typedef union _MII_MGMT_STAT_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 reserved:16; // bits 16-31 - u32 phy_stat:16; // bits 0-15 + u32 reserved:16; /* bits 16-31 */ + u32 phy_stat:16; /* bits 0-15 */ #else - u32 phy_stat:16; // bits 0-15 - u32 reserved:16; // bits 16-31 + u32 phy_stat:16; /* bits 0-15 */ + u32 reserved:16; /* bits 16-31 */ #endif } bits; } MII_MGMT_STAT_t, *PMII_MGMT_STAT_t; @@ -1826,15 +1826,15 @@ typedef union _MII_MGMT_INDICATOR_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 reserved:29; // bits 3-31 - u32 not_valid:1; // bit 2 - u32 scanning:1; // bit 1 - u32 busy:1; // bit 0 + u32 reserved:29; /* bits 3-31 */ + u32 not_valid:1; /* bit 2 */ + u32 scanning:1; /* bit 1 */ + u32 busy:1; /* bit 0 */ #else - u32 busy:1; // bit 0 - u32 scanning:1; // bit 1 - u32 not_valid:1; // bit 2 - u32 reserved:29; // bits 3-31 + u32 busy:1; /* bit 0 */ + u32 scanning:1; /* bit 1 */ + u32 not_valid:1; /* bit 2 */ + u32 reserved:29; /* bits 3-31 */ #endif } bits; } MII_MGMT_INDICATOR_t, *PMII_MGMT_INDICATOR_t; @@ -1847,41 +1847,41 @@ typedef union _MAC_IF_CTRL_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 reset_if_module:1; // bit 31 - u32 reserved4:3; // bit 28-30 - u32 tbi_mode:1; // bit 27 - u32 ghd_mode:1; // bit 26 - u32 lhd_mode:1; // bit 25 - u32 phy_mode:1; // bit 24 - u32 reset_per_mii:1; // bit 23 - u32 reserved3:6; // bits 17-22 - u32 speed:1; // bit 16 - u32 reset_pe100x:1; // bit 15 - u32 reserved2:4; // bits 11-14 - u32 force_quiet:1; // bit 10 - u32 no_cipher:1; // bit 9 - u32 disable_link_fail:1; // bit 8 - u32 reset_gpsi:1; // bit 7 - u32 reserved1:6; // bits 1-6 - u32 enab_jab_protect:1; // bit 0 -#else - u32 enab_jab_protect:1; // bit 0 - u32 reserved1:6; // bits 1-6 - u32 reset_gpsi:1; // bit 7 - u32 disable_link_fail:1; // bit 8 - u32 no_cipher:1; // bit 9 - u32 force_quiet:1; // bit 10 - u32 reserved2:4; // bits 11-14 - u32 reset_pe100x:1; // bit 15 - u32 speed:1; // bit 16 - u32 reserved3:6; // bits 17-22 - u32 reset_per_mii:1; // bit 23 - u32 phy_mode:1; // bit 24 - u32 lhd_mode:1; // bit 25 - u32 ghd_mode:1; // bit 26 - u32 tbi_mode:1; // bit 27 - u32 reserved4:3; // bit 28-30 - u32 reset_if_module:1; // bit 31 + u32 reset_if_module:1; /* bit 31 */ + u32 reserved4:3; /* bit 28-30 */ + u32 tbi_mode:1; /* bit 27 */ + u32 ghd_mode:1; /* bit 26 */ + u32 lhd_mode:1; /* bit 25 */ + u32 phy_mode:1; /* bit 24 */ + u32 reset_per_mii:1; /* bit 23 */ + u32 reserved3:6; /* bits 17-22 */ + u32 speed:1; /* bit 16 */ + u32 reset_pe100x:1; /* bit 15 */ + u32 reserved2:4; /* bits 11-14 */ + u32 force_quiet:1; /* bit 10 */ + u32 no_cipher:1; /* bit 9 */ + u32 disable_link_fail:1; /* bit 8 */ + u32 reset_gpsi:1; /* bit 7 */ + u32 reserved1:6; /* bits 1-6 */ + u32 enab_jab_protect:1; /* bit 0 */ +#else + u32 enab_jab_protect:1; /* bit 0 */ + u32 reserved1:6; /* bits 1-6 */ + u32 reset_gpsi:1; /* bit 7 */ + u32 disable_link_fail:1; /* bit 8 */ + u32 no_cipher:1; /* bit 9 */ + u32 force_quiet:1; /* bit 10 */ + u32 reserved2:4; /* bits 11-14 */ + u32 reset_pe100x:1; /* bit 15 */ + u32 speed:1; /* bit 16 */ + u32 reserved3:6; /* bits 17-22 */ + u32 reset_per_mii:1; /* bit 23 */ + u32 phy_mode:1; /* bit 24 */ + u32 lhd_mode:1; /* bit 25 */ + u32 ghd_mode:1; /* bit 26 */ + u32 tbi_mode:1; /* bit 27 */ + u32 reserved4:3; /* bit 28-30 */ + u32 reset_if_module:1; /* bit 31 */ #endif } bits; } MAC_IF_CTRL_t, *PMAC_IF_CTRL_t; @@ -1894,29 +1894,29 @@ typedef union _MAC_IF_STAT_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 reserved:22; // bits 10-31 - u32 excess_defer:1; // bit 9 - u32 clash:1; // bit 8 - u32 phy_jabber:1; // bit 7 - u32 phy_link_ok:1; // bit 6 - u32 phy_full_duplex:1; // bit 5 - u32 phy_speed:1; // bit 4 - u32 pe100x_link_fail:1; // bit 3 - u32 pe10t_loss_carrie:1; // bit 2 - u32 pe10t_sqe_error:1; // bit 1 - u32 pe10t_jabber:1; // bit 0 -#else - u32 pe10t_jabber:1; // bit 0 - u32 pe10t_sqe_error:1; // bit 1 - u32 pe10t_loss_carrie:1; // bit 2 - u32 pe100x_link_fail:1; // bit 3 - u32 phy_speed:1; // bit 4 - u32 phy_full_duplex:1; // bit 5 - u32 phy_link_ok:1; // bit 6 - u32 phy_jabber:1; // bit 7 - u32 clash:1; // bit 8 - u32 excess_defer:1; // bit 9 - u32 reserved:22; // bits 10-31 + u32 reserved:22; /* bits 10-31 */ + u32 excess_defer:1; /* bit 9 */ + u32 clash:1; /* bit 8 */ + u32 phy_jabber:1; /* bit 7 */ + u32 phy_link_ok:1; /* bit 6 */ + u32 phy_full_duplex:1; /* bit 5 */ + u32 phy_speed:1; /* bit 4 */ + u32 pe100x_link_fail:1; /* bit 3 */ + u32 pe10t_loss_carrie:1; /* bit 2 */ + u32 pe10t_sqe_error:1; /* bit 1 */ + u32 pe10t_jabber:1; /* bit 0 */ +#else + u32 pe10t_jabber:1; /* bit 0 */ + u32 pe10t_sqe_error:1; /* bit 1 */ + u32 pe10t_loss_carrie:1; /* bit 2 */ + u32 pe100x_link_fail:1; /* bit 3 */ + u32 phy_speed:1; /* bit 4 */ + u32 phy_full_duplex:1; /* bit 5 */ + u32 phy_link_ok:1; /* bit 6 */ + u32 phy_jabber:1; /* bit 7 */ + u32 clash:1; /* bit 8 */ + u32 excess_defer:1; /* bit 9 */ + u32 reserved:22; /* bits 10-31 */ #endif } bits; } MAC_IF_STAT_t, *PMAC_IF_STAT_t; @@ -1929,15 +1929,15 @@ typedef union _MAC_STATION_ADDR1_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 Octet6:8; // bits 24-31 - u32 Octet5:8; // bits 16-23 - u32 Octet4:8; // bits 8-15 - u32 Octet3:8; // bits 0-7 + u32 Octet6:8; /* bits 24-31 */ + u32 Octet5:8; /* bits 16-23 */ + u32 Octet4:8; /* bits 8-15 */ + u32 Octet3:8; /* bits 0-7 */ #else - u32 Octet3:8; // bits 0-7 - u32 Octet4:8; // bits 8-15 - u32 Octet5:8; // bits 16-23 - u32 Octet6:8; // bits 24-31 + u32 Octet3:8; /* bits 0-7 */ + u32 Octet4:8; /* bits 8-15 */ + u32 Octet5:8; /* bits 16-23 */ + u32 Octet6:8; /* bits 24-31 */ #endif } bits; } MAC_STATION_ADDR1_t, *PMAC_STATION_ADDR1_t; @@ -1950,13 +1950,13 @@ typedef union _MAC_STATION_ADDR2_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 Octet2:8; // bits 24-31 - u32 Octet1:8; // bits 16-23 - u32 reserved:16; // bits 0-15 + u32 Octet2:8; /* bits 24-31 */ + u32 Octet1:8; /* bits 16-23 */ + u32 reserved:16; /* bits 0-15 */ #else - u32 reserved:16; // bit 0-15 - u32 Octet1:8; // bits 16-23 - u32 Octet2:8; // bits 24-31 + u32 reserved:16; /* bit 0-15 */ + u32 Octet1:8; /* bits 16-23 */ + u32 Octet2:8; /* bits 24-31 */ #endif } bits; } MAC_STATION_ADDR2_t, *PMAC_STATION_ADDR2_t; @@ -1964,25 +1964,25 @@ typedef union _MAC_STATION_ADDR2_t { /* * MAC Module of JAGCore Address Mapping */ -typedef struct _MAC_t { // Location: - MAC_CFG1_t cfg1; // 0x5000 - MAC_CFG2_t cfg2; // 0x5004 - MAC_IPG_t ipg; // 0x5008 - MAC_HFDP_t hfdp; // 0x500C - MAC_MAX_FM_LEN_t max_fm_len; // 0x5010 - u32 rsv1; // 0x5014 - u32 rsv2; // 0x5018 - MAC_TEST_t mac_test; // 0x501C - MII_MGMT_CFG_t mii_mgmt_cfg; // 0x5020 - MII_MGMT_CMD_t mii_mgmt_cmd; // 0x5024 - MII_MGMT_ADDR_t mii_mgmt_addr; // 0x5028 - MII_MGMT_CTRL_t mii_mgmt_ctrl; // 0x502C - MII_MGMT_STAT_t mii_mgmt_stat; // 0x5030 - MII_MGMT_INDICATOR_t mii_mgmt_indicator; // 0x5034 - MAC_IF_CTRL_t if_ctrl; // 0x5038 - MAC_IF_STAT_t if_stat; // 0x503C - MAC_STATION_ADDR1_t station_addr_1; // 0x5040 - MAC_STATION_ADDR2_t station_addr_2; // 0x5044 +typedef struct _MAC_t { /* Location: */ + MAC_CFG1_t cfg1; /* 0x5000 */ + MAC_CFG2_t cfg2; /* 0x5004 */ + MAC_IPG_t ipg; /* 0x5008 */ + MAC_HFDP_t hfdp; /* 0x500C */ + MAC_MAX_FM_LEN_t max_fm_len; /* 0x5010 */ + u32 rsv1; /* 0x5014 */ + u32 rsv2; /* 0x5018 */ + MAC_TEST_t mac_test; /* 0x501C */ + MII_MGMT_CFG_t mii_mgmt_cfg; /* 0x5020 */ + MII_MGMT_CMD_t mii_mgmt_cmd; /* 0x5024 */ + MII_MGMT_ADDR_t mii_mgmt_addr; /* 0x5028 */ + MII_MGMT_CTRL_t mii_mgmt_ctrl; /* 0x502C */ + MII_MGMT_STAT_t mii_mgmt_stat; /* 0x5030 */ + MII_MGMT_INDICATOR_t mii_mgmt_indicator; /* 0x5034 */ + MAC_IF_CTRL_t if_ctrl; /* 0x5038 */ + MAC_IF_STAT_t if_stat; /* 0x503C */ + MAC_STATION_ADDR1_t station_addr_1; /* 0x5040 */ + MAC_STATION_ADDR2_t station_addr_2; /* 0x5044 */ } MAC_t, *PMAC_t; /* END OF MAC REGISTER ADDRESS MAP */ @@ -1997,57 +1997,57 @@ typedef union _MAC_STAT_REG_1_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 tr64:1; // bit 31 - u32 tr127:1; // bit 30 - u32 tr255:1; // bit 29 - u32 tr511:1; // bit 28 - u32 tr1k:1; // bit 27 - u32 trmax:1; // bit 26 - u32 trmgv:1; // bit 25 - u32 unused:8; // bits 17-24 - u32 rbyt:1; // bit 16 - u32 rpkt:1; // bit 15 - u32 rfcs:1; // bit 14 - u32 rmca:1; // bit 13 - u32 rbca:1; // bit 12 - u32 rxcf:1; // bit 11 - u32 rxpf:1; // bit 10 - u32 rxuo:1; // bit 9 - u32 raln:1; // bit 8 - u32 rflr:1; // bit 7 - u32 rcde:1; // bit 6 - u32 rcse:1; // bit 5 - u32 rund:1; // bit 4 - u32 rovr:1; // bit 3 - u32 rfrg:1; // bit 2 - u32 rjbr:1; // bit 1 - u32 rdrp:1; // bit 0 -#else - u32 rdrp:1; // bit 0 - u32 rjbr:1; // bit 1 - u32 rfrg:1; // bit 2 - u32 rovr:1; // bit 3 - u32 rund:1; // bit 4 - u32 rcse:1; // bit 5 - u32 rcde:1; // bit 6 - u32 rflr:1; // bit 7 - u32 raln:1; // bit 8 - u32 rxuo:1; // bit 9 - u32 rxpf:1; // bit 10 - u32 rxcf:1; // bit 11 - u32 rbca:1; // bit 12 - u32 rmca:1; // bit 13 - u32 rfcs:1; // bit 14 - u32 rpkt:1; // bit 15 - u32 rbyt:1; // bit 16 - u32 unused:8; // bits 17-24 - u32 trmgv:1; // bit 25 - u32 trmax:1; // bit 26 - u32 tr1k:1; // bit 27 - u32 tr511:1; // bit 28 - u32 tr255:1; // bit 29 - u32 tr127:1; // bit 30 - u32 tr64:1; // bit 31 + u32 tr64:1; /* bit 31 */ + u32 tr127:1; /* bit 30 */ + u32 tr255:1; /* bit 29 */ + u32 tr511:1; /* bit 28 */ + u32 tr1k:1; /* bit 27 */ + u32 trmax:1; /* bit 26 */ + u32 trmgv:1; /* bit 25 */ + u32 unused:8; /* bits 17-24 */ + u32 rbyt:1; /* bit 16 */ + u32 rpkt:1; /* bit 15 */ + u32 rfcs:1; /* bit 14 */ + u32 rmca:1; /* bit 13 */ + u32 rbca:1; /* bit 12 */ + u32 rxcf:1; /* bit 11 */ + u32 rxpf:1; /* bit 10 */ + u32 rxuo:1; /* bit 9 */ + u32 raln:1; /* bit 8 */ + u32 rflr:1; /* bit 7 */ + u32 rcde:1; /* bit 6 */ + u32 rcse:1; /* bit 5 */ + u32 rund:1; /* bit 4 */ + u32 rovr:1; /* bit 3 */ + u32 rfrg:1; /* bit 2 */ + u32 rjbr:1; /* bit 1 */ + u32 rdrp:1; /* bit 0 */ +#else + u32 rdrp:1; /* bit 0 */ + u32 rjbr:1; /* bit 1 */ + u32 rfrg:1; /* bit 2 */ + u32 rovr:1; /* bit 3 */ + u32 rund:1; /* bit 4 */ + u32 rcse:1; /* bit 5 */ + u32 rcde:1; /* bit 6 */ + u32 rflr:1; /* bit 7 */ + u32 raln:1; /* bit 8 */ + u32 rxuo:1; /* bit 9 */ + u32 rxpf:1; /* bit 10 */ + u32 rxcf:1; /* bit 11 */ + u32 rbca:1; /* bit 12 */ + u32 rmca:1; /* bit 13 */ + u32 rfcs:1; /* bit 14 */ + u32 rpkt:1; /* bit 15 */ + u32 rbyt:1; /* bit 16 */ + u32 unused:8; /* bits 17-24 */ + u32 trmgv:1; /* bit 25 */ + u32 trmax:1; /* bit 26 */ + u32 tr1k:1; /* bit 27 */ + u32 tr511:1; /* bit 28 */ + u32 tr255:1; /* bit 29 */ + u32 tr127:1; /* bit 30 */ + u32 tr64:1; /* bit 31 */ #endif } bits; } MAC_STAT_REG_1_t, *PMAC_STAT_REG_1_t; @@ -2060,49 +2060,49 @@ typedef union _MAC_STAT_REG_2_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 unused:12; // bit 20-31 - u32 tjbr:1; // bit 19 - u32 tfcs:1; // bit 18 - u32 txcf:1; // bit 17 - u32 tovr:1; // bit 16 - u32 tund:1; // bit 15 - u32 tfrg:1; // bit 14 - u32 tbyt:1; // bit 13 - u32 tpkt:1; // bit 12 - u32 tmca:1; // bit 11 - u32 tbca:1; // bit 10 - u32 txpf:1; // bit 9 - u32 tdfr:1; // bit 8 - u32 tedf:1; // bit 7 - u32 tscl:1; // bit 6 - u32 tmcl:1; // bit 5 - u32 tlcl:1; // bit 4 - u32 txcl:1; // bit 3 - u32 tncl:1; // bit 2 - u32 tpfh:1; // bit 1 - u32 tdrp:1; // bit 0 -#else - u32 tdrp:1; // bit 0 - u32 tpfh:1; // bit 1 - u32 tncl:1; // bit 2 - u32 txcl:1; // bit 3 - u32 tlcl:1; // bit 4 - u32 tmcl:1; // bit 5 - u32 tscl:1; // bit 6 - u32 tedf:1; // bit 7 - u32 tdfr:1; // bit 8 - u32 txpf:1; // bit 9 - u32 tbca:1; // bit 10 - u32 tmca:1; // bit 11 - u32 tpkt:1; // bit 12 - u32 tbyt:1; // bit 13 - u32 tfrg:1; // bit 14 - u32 tund:1; // bit 15 - u32 tovr:1; // bit 16 - u32 txcf:1; // bit 17 - u32 tfcs:1; // bit 18 - u32 tjbr:1; // bit 19 - u32 unused:12; // bit 20-31 + u32 unused:12; /* bit 20-31 */ + u32 tjbr:1; /* bit 19 */ + u32 tfcs:1; /* bit 18 */ + u32 txcf:1; /* bit 17 */ + u32 tovr:1; /* bit 16 */ + u32 tund:1; /* bit 15 */ + u32 tfrg:1; /* bit 14 */ + u32 tbyt:1; /* bit 13 */ + u32 tpkt:1; /* bit 12 */ + u32 tmca:1; /* bit 11 */ + u32 tbca:1; /* bit 10 */ + u32 txpf:1; /* bit 9 */ + u32 tdfr:1; /* bit 8 */ + u32 tedf:1; /* bit 7 */ + u32 tscl:1; /* bit 6 */ + u32 tmcl:1; /* bit 5 */ + u32 tlcl:1; /* bit 4 */ + u32 txcl:1; /* bit 3 */ + u32 tncl:1; /* bit 2 */ + u32 tpfh:1; /* bit 1 */ + u32 tdrp:1; /* bit 0 */ +#else + u32 tdrp:1; /* bit 0 */ + u32 tpfh:1; /* bit 1 */ + u32 tncl:1; /* bit 2 */ + u32 txcl:1; /* bit 3 */ + u32 tlcl:1; /* bit 4 */ + u32 tmcl:1; /* bit 5 */ + u32 tscl:1; /* bit 6 */ + u32 tedf:1; /* bit 7 */ + u32 tdfr:1; /* bit 8 */ + u32 txpf:1; /* bit 9 */ + u32 tbca:1; /* bit 10 */ + u32 tmca:1; /* bit 11 */ + u32 tpkt:1; /* bit 12 */ + u32 tbyt:1; /* bit 13 */ + u32 tfrg:1; /* bit 14 */ + u32 tund:1; /* bit 15 */ + u32 tovr:1; /* bit 16 */ + u32 txcf:1; /* bit 17 */ + u32 tfcs:1; /* bit 18 */ + u32 tjbr:1; /* bit 19 */ + u32 unused:12; /* bit 20-31 */ #endif } bits; } MAC_STAT_REG_2_t, *PMAC_STAT_REG_2_t; @@ -2110,152 +2110,152 @@ typedef union _MAC_STAT_REG_2_t { /* * MAC STATS Module of JAGCore Address Mapping */ -typedef struct _MAC_STAT_t { // Location: - u32 pad[32]; // 0x6000 - 607C +typedef struct _MAC_STAT_t { /* Location: */ + u32 pad[32]; /* 0x6000 - 607C */ - // Tx/Rx 0-64 Byte Frame Counter - u32 TR64; // 0x6080 + /* Tx/Rx 0-64 Byte Frame Counter */ + u32 TR64; /* 0x6080 */ - // Tx/Rx 65-127 Byte Frame Counter - u32 TR127; // 0x6084 + /* Tx/Rx 65-127 Byte Frame Counter */ + u32 TR127; /* 0x6084 */ - // Tx/Rx 128-255 Byte Frame Counter - u32 TR255; // 0x6088 + /* Tx/Rx 128-255 Byte Frame Counter */ + u32 TR255; /* 0x6088 */ - // Tx/Rx 256-511 Byte Frame Counter - u32 TR511; // 0x608C + /* Tx/Rx 256-511 Byte Frame Counter */ + u32 TR511; /* 0x608C */ - // Tx/Rx 512-1023 Byte Frame Counter - u32 TR1K; // 0x6090 + /* Tx/Rx 512-1023 Byte Frame Counter */ + u32 TR1K; /* 0x6090 */ - // Tx/Rx 1024-1518 Byte Frame Counter - u32 TRMax; // 0x6094 + /* Tx/Rx 1024-1518 Byte Frame Counter */ + u32 TRMax; /* 0x6094 */ - // Tx/Rx 1519-1522 Byte Good VLAN Frame Count - u32 TRMgv; // 0x6098 + /* Tx/Rx 1519-1522 Byte Good VLAN Frame Count */ + u32 TRMgv; /* 0x6098 */ - // Rx Byte Counter - u32 RByt; // 0x609C + /* Rx Byte Counter */ + u32 RByt; /* 0x609C */ - // Rx Packet Counter - u32 RPkt; // 0x60A0 + /* Rx Packet Counter */ + u32 RPkt; /* 0x60A0 */ - // Rx FCS Error Counter - u32 RFcs; // 0x60A4 + /* Rx FCS Error Counter */ + u32 RFcs; /* 0x60A4 */ - // Rx Multicast Packet Counter - u32 RMca; // 0x60A8 + /* Rx Multicast Packet Counter */ + u32 RMca; /* 0x60A8 */ - // Rx Broadcast Packet Counter - u32 RBca; // 0x60AC + /* Rx Broadcast Packet Counter */ + u32 RBca; /* 0x60AC */ - // Rx Control Frame Packet Counter - u32 RxCf; // 0x60B0 + /* Rx Control Frame Packet Counter */ + u32 RxCf; /* 0x60B0 */ - // Rx Pause Frame Packet Counter - u32 RxPf; // 0x60B4 + /* Rx Pause Frame Packet Counter */ + u32 RxPf; /* 0x60B4 */ - // Rx Unknown OP Code Counter - u32 RxUo; // 0x60B8 + /* Rx Unknown OP Code Counter */ + u32 RxUo; /* 0x60B8 */ - // Rx Alignment Error Counter - u32 RAln; // 0x60BC + /* Rx Alignment Error Counter */ + u32 RAln; /* 0x60BC */ - // Rx Frame Length Error Counter - u32 RFlr; // 0x60C0 + /* Rx Frame Length Error Counter */ + u32 RFlr; /* 0x60C0 */ - // Rx Code Error Counter - u32 RCde; // 0x60C4 + /* Rx Code Error Counter */ + u32 RCde; /* 0x60C4 */ - // Rx Carrier Sense Error Counter - u32 RCse; // 0x60C8 + /* Rx Carrier Sense Error Counter */ + u32 RCse; /* 0x60C8 */ - // Rx Undersize Packet Counter - u32 RUnd; // 0x60CC + /* Rx Undersize Packet Counter */ + u32 RUnd; /* 0x60CC */ - // Rx Oversize Packet Counter - u32 ROvr; // 0x60D0 + /* Rx Oversize Packet Counter */ + u32 ROvr; /* 0x60D0 */ - // Rx Fragment Counter - u32 RFrg; // 0x60D4 + /* Rx Fragment Counter */ + u32 RFrg; /* 0x60D4 */ - // Rx Jabber Counter - u32 RJbr; // 0x60D8 + /* Rx Jabber Counter */ + u32 RJbr; /* 0x60D8 */ - // Rx Drop - u32 RDrp; // 0x60DC + /* Rx Drop */ + u32 RDrp; /* 0x60DC */ - // Tx Byte Counter - u32 TByt; // 0x60E0 + /* Tx Byte Counter */ + u32 TByt; /* 0x60E0 */ - // Tx Packet Counter - u32 TPkt; // 0x60E4 + /* Tx Packet Counter */ + u32 TPkt; /* 0x60E4 */ - // Tx Multicast Packet Counter - u32 TMca; // 0x60E8 + /* Tx Multicast Packet Counter */ + u32 TMca; /* 0x60E8 */ - // Tx Broadcast Packet Counter - u32 TBca; // 0x60EC + /* Tx Broadcast Packet Counter */ + u32 TBca; /* 0x60EC */ - // Tx Pause Control Frame Counter - u32 TxPf; // 0x60F0 + /* Tx Pause Control Frame Counter */ + u32 TxPf; /* 0x60F0 */ - // Tx Deferral Packet Counter - u32 TDfr; // 0x60F4 + /* Tx Deferral Packet Counter */ + u32 TDfr; /* 0x60F4 */ - // Tx Excessive Deferral Packet Counter - u32 TEdf; // 0x60F8 + /* Tx Excessive Deferral Packet Counter */ + u32 TEdf; /* 0x60F8 */ - // Tx Single Collision Packet Counter - u32 TScl; // 0x60FC + /* Tx Single Collision Packet Counter */ + u32 TScl; /* 0x60FC */ - // Tx Multiple Collision Packet Counter - u32 TMcl; // 0x6100 + /* Tx Multiple Collision Packet Counter */ + u32 TMcl; /* 0x6100 */ - // Tx Late Collision Packet Counter - u32 TLcl; // 0x6104 + /* Tx Late Collision Packet Counter */ + u32 TLcl; /* 0x6104 */ - // Tx Excessive Collision Packet Counter - u32 TXcl; // 0x6108 + /* Tx Excessive Collision Packet Counter */ + u32 TXcl; /* 0x6108 */ - // Tx Total Collision Packet Counter - u32 TNcl; // 0x610C + /* Tx Total Collision Packet Counter */ + u32 TNcl; /* 0x610C */ - // Tx Pause Frame Honored Counter - u32 TPfh; // 0x6110 + /* Tx Pause Frame Honored Counter */ + u32 TPfh; /* 0x6110 */ - // Tx Drop Frame Counter - u32 TDrp; // 0x6114 + /* Tx Drop Frame Counter */ + u32 TDrp; /* 0x6114 */ - // Tx Jabber Frame Counter - u32 TJbr; // 0x6118 + /* Tx Jabber Frame Counter */ + u32 TJbr; /* 0x6118 */ - // Tx FCS Error Counter - u32 TFcs; // 0x611C + /* Tx FCS Error Counter */ + u32 TFcs; /* 0x611C */ - // Tx Control Frame Counter - u32 TxCf; // 0x6120 + /* Tx Control Frame Counter */ + u32 TxCf; /* 0x6120 */ - // Tx Oversize Frame Counter - u32 TOvr; // 0x6124 + /* Tx Oversize Frame Counter */ + u32 TOvr; /* 0x6124 */ - // Tx Undersize Frame Counter - u32 TUnd; // 0x6128 + /* Tx Undersize Frame Counter */ + u32 TUnd; /* 0x6128 */ - // Tx Fragments Frame Counter - u32 TFrg; // 0x612C + /* Tx Fragments Frame Counter */ + u32 TFrg; /* 0x612C */ - // Carry Register One Register - MAC_STAT_REG_1_t Carry1; // 0x6130 + /* Carry Register One Register */ + MAC_STAT_REG_1_t Carry1; /* 0x6130 */ - // Carry Register Two Register - MAC_STAT_REG_2_t Carry2; // 0x6134 + /* Carry Register Two Register */ + MAC_STAT_REG_2_t Carry2; /* 0x6134 */ - // Carry Register One Mask Register - MAC_STAT_REG_1_t Carry1M; // 0x6138 + /* Carry Register One Mask Register */ + MAC_STAT_REG_1_t Carry1M; /* 0x6138 */ - // Carry Register Two Mask Register - MAC_STAT_REG_2_t Carry2M; // 0x613C + /* Carry Register Two Mask Register */ + MAC_STAT_REG_2_t Carry2M; /* 0x613C */ } MAC_STAT_t, *PMAC_STAT_t; /* END OF MAC STAT REGISTER ADDRESS MAP */ @@ -2271,23 +2271,23 @@ typedef union _MMC_CTRL_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 reserved:25; // bits 7-31 - u32 force_ce:1; // bit 6 - u32 rxdma_disable:1; // bit 5 - u32 txdma_disable:1; // bit 4 - u32 txmac_disable:1; // bit 3 - u32 rxmac_disable:1; // bit 2 - u32 arb_disable:1; // bit 1 - u32 mmc_enable:1; // bit 0 + u32 reserved:25; /* bits 7-31 */ + u32 force_ce:1; /* bit 6 */ + u32 rxdma_disable:1; /* bit 5 */ + u32 txdma_disable:1; /* bit 4 */ + u32 txmac_disable:1; /* bit 3 */ + u32 rxmac_disable:1; /* bit 2 */ + u32 arb_disable:1; /* bit 1 */ + u32 mmc_enable:1; /* bit 0 */ #else - u32 mmc_enable:1; // bit 0 - u32 arb_disable:1; // bit 1 - u32 rxmac_disable:1; // bit 2 - u32 txmac_disable:1; // bit 3 - u32 txdma_disable:1; // bit 4 - u32 rxdma_disable:1; // bit 5 - u32 force_ce:1; // bit 6 - u32 reserved:25; // bits 7-31 + u32 mmc_enable:1; /* bit 0 */ + u32 arb_disable:1; /* bit 1 */ + u32 rxmac_disable:1; /* bit 2 */ + u32 txmac_disable:1; /* bit 3 */ + u32 txdma_disable:1; /* bit 4 */ + u32 rxdma_disable:1; /* bit 5 */ + u32 force_ce:1; /* bit 6 */ + u32 reserved:25; /* bits 7-31 */ #endif } bits; } MMC_CTRL_t, *PMMC_CTRL_t; @@ -2300,21 +2300,21 @@ typedef union _MMC_SRAM_ACCESS_t { u32 value; struct { #ifdef _BIT_FIELDS_HTOL - u32 byte_enable:16; // bits 16-31 - u32 reserved2:2; // bits 14-15 - u32 req_addr:10; // bits 4-13 - u32 reserved1:1; // bit 3 - u32 is_ctrl_word:1; // bit 2 - u32 wr_access:1; // bit 1 - u32 req_access:1; // bit 0 + u32 byte_enable:16; /* bits 16-31 */ + u32 reserved2:2; /* bits 14-15 */ + u32 req_addr:10; /* bits 4-13 */ + u32 reserved1:1; /* bit 3 */ + u32 is_ctrl_word:1; /* bit 2 */ + u32 wr_access:1; /* bit 1 */ + u32 req_access:1; /* bit 0 */ #else - u32 req_access:1; // bit 0 - u32 wr_access:1; // bit 1 - u32 is_ctrl_word:1; // bit 2 - u32 reserved1:1; // bit 3 - u32 req_addr:10; // bits 4-13 - u32 reserved2:2; // bits 14-15 - u32 byte_enable:16; // bits 16-31 + u32 req_access:1; /* bit 0 */ + u32 wr_access:1; /* bit 1 */ + u32 is_ctrl_word:1; /* bit 2 */ + u32 reserved1:1; /* bit 3 */ + u32 req_addr:10; /* bits 4-13 */ + u32 reserved2:2; /* bits 14-15 */ + u32 byte_enable:16; /* bits 16-31 */ #endif } bits; } MMC_SRAM_ACCESS_t, *PMMC_SRAM_ACCESS_t; @@ -2328,13 +2328,13 @@ typedef union _MMC_SRAM_ACCESS_t { /* * Memory Control Module of JAGCore Address Mapping */ -typedef struct _MMC_t { // Location: - MMC_CTRL_t mmc_ctrl; // 0x7000 - MMC_SRAM_ACCESS_t sram_access; // 0x7004 - u32 sram_word1; // 0x7008 - u32 sram_word2; // 0x700C - u32 sram_word3; // 0x7010 - u32 sram_word4; // 0x7014 +typedef struct _MMC_t { /* Location: */ + MMC_CTRL_t mmc_ctrl; /* 0x7000 */ + MMC_SRAM_ACCESS_t sram_access; /* 0x7004 */ + u32 sram_word1; /* 0x7008 */ + u32 sram_word2; /* 0x700C */ + u32 sram_word3; /* 0x7010 */ + u32 sram_word4; /* 0x7014 */ } MMC_t, *PMMC_t; /* END OF MMC REGISTER ADDRESS MAP */ @@ -2361,30 +2361,30 @@ typedef struct _EXP_ROM_t { */ typedef struct _ADDRESS_MAP_t { GLOBAL_t global; - // unused section of global address map + /* unused section of global address map */ u8 unused_global[4096 - sizeof(GLOBAL_t)]; TXDMA_t txdma; - // unused section of txdma address map + /* unused section of txdma address map */ u8 unused_txdma[4096 - sizeof(TXDMA_t)]; RXDMA_t rxdma; - // unused section of rxdma address map + /* unused section of rxdma address map */ u8 unused_rxdma[4096 - sizeof(RXDMA_t)]; TXMAC_t txmac; - // unused section of txmac address map + /* unused section of txmac address map */ u8 unused_txmac[4096 - sizeof(TXMAC_t)]; RXMAC_t rxmac; - // unused section of rxmac address map + /* unused section of rxmac address map */ u8 unused_rxmac[4096 - sizeof(RXMAC_t)]; MAC_t mac; - // unused section of mac address map + /* unused section of mac address map */ u8 unused_mac[4096 - sizeof(MAC_t)]; MAC_STAT_t macStat; - // unused section of mac stat address map + /* unused section of mac stat address map */ u8 unused_mac_stat[4096 - sizeof(MAC_STAT_t)]; MMC_t mmc; - // unused section of mmc address map + /* unused section of mmc address map */ u8 unused_mmc[4096 - sizeof(MMC_t)]; - // unused section of address map + /* unused section of address map */ u8 unused_[1015808]; /* Take this out until it is not empty */ @@ -2392,8 +2392,8 @@ typedef struct _ADDRESS_MAP_t { EXP_ROM_t exp_rom; #endif - u8 unused_exp_rom[4096]; // MGS-size TBD - u8 unused__[524288]; // unused section of address map + u8 unused_exp_rom[4096]; /* MGS-size TBD */ + u8 unused__[524288]; /* unused section of address map */ } ADDRESS_MAP_t, *PADDRESS_MAP_t; #endif /* _ET1310_ADDRESS_MAP_H_ */ -- cgit v1.2.3