1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
|
/*
* Remote processor machine-specific module for OMAP4
*
* Copyright (C) 2011 Texas Instruments, Inc.
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* version 2 as published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#define pr_fmt(fmt) "%s: " fmt, __func__
#include <linux/kernel.h>
#include <linux/err.h>
#include <linux/remoteproc.h>
#include <linux/dma-contiguous.h>
#include <linux/dma-mapping.h>
#include <plat/omap_device.h>
#include <plat/omap_hwmod.h>
#include <plat/remoteproc.h>
#include <plat/iommu.h>
#include "cm2_44xx.h"
#include "cm-regbits-44xx.h"
#define OMAP4430_CM_M3_M3_CLKCTRL (OMAP4430_CM2_BASE + OMAP4430_CM2_CORE_INST \
+ OMAP4_CM_DUCATI_DUCATI_CLKCTRL_OFFSET)
/*
* Temporarily define the CMA base address explicitly.
*
* This will go away as soon as we have the IOMMU-based generic
* DMA API in place.
*/
#define OMAP_RPROC_CMA_BASE (0xa9800000)
/*
* These data structures define platform-specific information
* needed for each supported remote processor.
*
* At this point we only support the remote dual M3 "Ducati" imaging
* subsystem (aka "ipu"), but later on we'll also add support for the
* DSP ("Tesla").
*/
static struct omap_rproc_pdata omap4_rproc_data[] = {
{
.name = "ipu_c0",
.firmware = "ducati-m3-core0.xem3",
.mbox_name = "mailbox-1",
.oh_name = "ipu_c0",
.idle_addr = OMAP4430_CM_M3_M3_CLKCTRL,
.idle_mask = OMAP4430_STBYST_MASK,
},
};
static struct omap_iommu_arch_data omap4_rproc_iommu[] = {
{ .name = "ducati" },
};
/*
* As the OMAP remoteprocs share the clock with their iommu's,
* in needs to be put under reset in order to deactiavte it
*/
static int omap2_rproc_deactivate(struct omap_device *od)
{
int i;
for (i = 0; i < od->hwmods_cnt; i++)
omap_hwmod_shutdown(od->hwmods[i]);
return 0;
}
static struct omap_device_pm_latency omap_rproc_latency[] = {
{
.deactivate_func = omap2_rproc_deactivate,
.activate_func = omap_device_enable_hwmods,
.flags = OMAP_DEVICE_LATENCY_AUTO_ADJUST,
},
};
static struct platform_device omap4_ducati = {
.name = "omap-rproc",
.id = 1, /* reserve 0 for tesla. we respect. */
};
static struct platform_device *omap4_rproc_devs[] __initdata = {
&omap4_ducati,
};
void __init omap_rproc_reserve_cma(void)
{
int ret;
/* reserve CMA memory for OMAP4's M3 "ducati" remote processor */
ret = dma_declare_contiguous(&omap4_ducati.dev,
CONFIG_OMAP_DUCATI_CMA_SIZE,
OMAP_RPROC_CMA_BASE, 0);
if (ret)
pr_err("dma_declare_contiguous failed %d\n", ret);
}
static int __init omap_rproc_init(void)
{
struct omap_hwmod *oh[2];
struct omap_device *od;
int i, ret = 0, oh_count;
/* names like ipu_cx/dsp_cx might show up on other OMAPs, too */
if (!cpu_is_omap44xx())
return 0;
/* build the remote proc devices */
for (i = 0; i < ARRAY_SIZE(omap4_rproc_data); i++) {
const char *oh_name = omap4_rproc_data[i].oh_name;
const char *oh_name_opt = omap4_rproc_data[i].oh_name_opt;
struct platform_device *pdev = omap4_rproc_devs[i];
oh_count = 0;
oh[0] = omap_hwmod_lookup(oh_name);
if (!oh[0]) {
pr_err("could not look up %s\n", oh_name);
continue;
}
oh_count++;
/*
* ipu might have a secondary hwmod entry (for configurations
* where we want both M3 cores to be represented by a single
* device).
*/
if (oh_name_opt) {
oh[1] = omap_hwmod_lookup(oh_name_opt);
if (!oh[1]) {
pr_err("could not look up %s\n", oh_name_opt);
continue;
}
oh_count++;
}
device_initialize(&pdev->dev);
/* Set dev_name early to allow dev_xxx in omap_device_alloc */
dev_set_name(&pdev->dev, "%s.%d", pdev->name, pdev->id);
od = omap_device_alloc(pdev, oh, oh_count,
omap_rproc_latency,
ARRAY_SIZE(omap_rproc_latency));
if (!od) {
dev_err(&pdev->dev, "omap_device_alloc failed\n");
put_device(&pdev->dev);
ret = PTR_ERR(od);
continue;
}
ret = platform_device_add_data(pdev,
&omap4_rproc_data[i],
sizeof(struct omap_rproc_pdata));
if (ret) {
dev_err(&pdev->dev, "can't add pdata\n");
omap_device_delete(od);
put_device(&pdev->dev);
continue;
}
/* attach the remote processor to its iommu device */
pdev->dev.archdata.iommu = &omap4_rproc_iommu[i];
ret = omap_device_register(pdev);
if (ret) {
dev_err(&pdev->dev, "omap_device_register failed\n");
omap_device_delete(od);
put_device(&pdev->dev);
continue;
}
}
return ret;
}
device_initcall(omap_rproc_init);
|
