1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
|
/**************************************************************************
* Copyright (c) 2007, Intel Corporation.
* All Rights Reserved.
*
* This program is free software; you can redistribute it and/or modify it
* under the terms and conditions of the GNU General Public License,
* version 2, as published by the Free Software Foundation.
*
* This program is distributed in the hope it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*
* You should have received a copy of the GNU General Public License along with
* this program; if not, write to the Free Software Foundation, Inc.,
* 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
*
* Intel funded Tungsten Graphics (http://www.tungstengraphics.com) to
* develop this driver.
*
**************************************************************************/
/*
* Authors: Thomas Hellstrom <thomas-at-tungstengraphics.com>
*/
#ifndef _PSB_SCHEDULE_H_
#define _PSB_SCHEDULE_H_
#include <drm/drmP.h>
struct psb_context;
enum psb_task_type {
psb_ta_midscene_task,
psb_ta_task,
psb_raster_task,
psb_freescene_task
};
#define PSB_MAX_TA_CMDS 60
#define PSB_MAX_RASTER_CMDS 60
#define PSB_MAX_OOM_CMDS (DRM_PSB_NUM_RASTER_USE_REG * 2 + 6)
struct psb_xhw_buf {
struct list_head head;
int copy_back;
atomic_t done;
struct drm_psb_xhw_arg arg;
};
struct psb_feedback_info {
struct ttm_buffer_object *bo;
struct page *page;
uint32_t offset;
};
struct psb_task {
struct list_head head;
struct psb_scene *scene;
struct psb_feedback_info feedback;
enum psb_task_type task_type;
uint32_t engine;
uint32_t sequence;
uint32_t ta_cmds[PSB_MAX_TA_CMDS];
uint32_t raster_cmds[PSB_MAX_RASTER_CMDS];
uint32_t oom_cmds[PSB_MAX_OOM_CMDS];
uint32_t ta_cmd_size;
uint32_t raster_cmd_size;
uint32_t oom_cmd_size;
uint32_t feedback_offset;
uint32_t ta_complete_action;
uint32_t raster_complete_action;
uint32_t hw_cookie;
uint32_t flags;
uint32_t reply_flags;
uint32_t aborting;
struct psb_xhw_buf buf;
};
struct psb_hw_scene {
struct list_head head;
uint32_t context_number;
/*
* This pointer does not refcount the last_scene_buffer,
* so we must make sure it is set to NULL before destroying
* the corresponding task.
*/
struct psb_scene *last_scene;
};
struct psb_scene;
struct drm_psb_private;
struct psb_scheduler_seq {
uint32_t sequence;
int reported;
};
struct psb_scheduler {
struct drm_device *dev;
struct psb_scheduler_seq seq[_PSB_ENGINE_TA_FENCE_TYPES];
struct psb_hw_scene hs[PSB_NUM_HW_SCENES];
struct mutex task_wq_mutex;
spinlock_t lock;
struct list_head hw_scenes;
struct list_head ta_queue;
struct list_head raster_queue;
struct list_head hp_raster_queue;
struct list_head task_done_queue;
struct psb_task *current_task[PSB_SCENE_NUM_ENGINES];
struct psb_task *feedback_task;
int ta_state;
struct psb_hw_scene *pending_hw_scene;
uint32_t pending_hw_scene_seq;
struct delayed_work wq;
struct psb_scene_pool *pool;
uint32_t idle_count;
int idle;
wait_queue_head_t idle_queue;
unsigned long ta_end_jiffies;
unsigned long total_ta_jiffies;
unsigned long raster_end_jiffies;
unsigned long total_raster_jiffies;
};
#define PSB_RF_FIRE_TA (1 << 0)
#define PSB_RF_OOM (1 << 1)
#define PSB_RF_OOM_REPLY (1 << 2)
#define PSB_RF_TERMINATE (1 << 3)
#define PSB_RF_TA_DONE (1 << 4)
#define PSB_RF_FIRE_RASTER (1 << 5)
#define PSB_RF_RASTER_DONE (1 << 6)
#define PSB_RF_DEALLOC (1 << 7)
extern struct psb_scene_pool *psb_alloc_scene_pool(struct drm_file *priv,
int shareable,
uint32_t w, uint32_t h);
extern uint32_t psb_scene_handle(struct psb_scene *scene);
extern int psb_scheduler_init(struct drm_device *dev,
struct psb_scheduler *scheduler);
extern void psb_scheduler_takedown(struct psb_scheduler *scheduler);
extern int psb_cmdbuf_ta(struct drm_file *priv,
struct psb_context *context,
struct drm_psb_cmdbuf_arg *arg,
struct ttm_buffer_object *cmd_buffer,
struct ttm_buffer_object *ta_buffer,
struct ttm_buffer_object *oom_buffer,
struct psb_scene *scene,
struct psb_feedback_info *feedback,
struct psb_ttm_fence_rep *fence_arg);
extern int psb_cmdbuf_raster(struct drm_file *priv,
struct psb_context *context,
struct drm_psb_cmdbuf_arg *arg,
struct ttm_buffer_object *cmd_buffer,
struct psb_ttm_fence_rep *fence_arg);
extern void psb_scheduler_handler(struct drm_psb_private *dev_priv,
uint32_t status);
extern void psb_scheduler_pause(struct drm_psb_private *dev_priv);
extern void psb_scheduler_restart(struct drm_psb_private *dev_priv);
extern int psb_scheduler_idle(struct drm_psb_private *dev_priv);
extern int psb_scheduler_finished(struct drm_psb_private *dev_priv);
extern void psb_scheduler_lockup(struct drm_psb_private *dev_priv,
int *lockup, int *idle);
extern void psb_scheduler_reset(struct drm_psb_private *dev_priv,
int error_condition);
extern int psb_forced_user_interrupt(struct drm_psb_private *dev_priv);
extern void psb_scheduler_remove_scene_refs(struct psb_scene *scene);
extern void psb_scheduler_ta_mem_check(struct drm_psb_private *dev_priv);
extern int psb_extend_timeout(struct drm_psb_private *dev_priv,
uint32_t xhw_lockup);
#endif
|
