summaryrefslogtreecommitdiff
path: root/arch/x86/events/intel
AgeCommit message (Expand)Author
2020-10-12Merge tag 'perf-core-2020-10-12' of git://git.kernel.org/pub/scm/linux/kernel...Linus Torvalds
2020-10-03perf/x86/intel: Check perf metrics feature for each CPUKan Liang
2020-09-29perf/x86/intel: Fix Ice Lake event constraint tableKan Liang
2020-09-29perf/x86/intel/uncore: Fix the scale of the IMC free-running eventsKan Liang
2020-09-29perf/x86/intel/uncore: Fix for iio mapping on Skylake ServerAlexander Antonov
2020-09-29perf/x86/intel: Add Jasper Lake supportKan Liang
2020-09-29perf/x86/intel/uncore: Reduce the number of CBOX countersKan Liang
2020-09-29perf/x86/intel/uncore: Update Ice Lake uncore unitsKan Liang
2020-09-29perf/x86/intel/uncore: Split the Ice Lake and Tiger Lake MSR uncore supportKan Liang
2020-09-24perf/x86/intel/uncore: Support PCIe3 unit on Snow RidgeKan Liang
2020-09-24perf/x86/intel/uncore: Generic support for the PCI sub driverKan Liang
2020-09-24perf/x86/intel/uncore: Factor out uncore_pci_pmu_unregister()Kan Liang
2020-09-24perf/x86/intel/uncore: Factor out uncore_pci_pmu_register()Kan Liang
2020-09-24perf/x86/intel/uncore: Factor out uncore_pci_find_dev_pmu()Kan Liang
2020-09-24perf/x86/intel/uncore: Factor out uncore_pci_get_dev_die_info()Kan Liang
2020-09-10perf/x86/intel/ds: Fix x86_pmu_stop warning for large PEBSKan Liang
2020-08-23treewide: Use fallthrough pseudo-keywordGustavo A. R. Silva
2020-08-18perf/x86/intel: Support per-thread RDPMC TopDown metricsKan Liang
2020-08-18perf/x86/intel: Support TopDown metrics on Ice LakeKan Liang
2020-08-18perf/x86/intel: Generic support for hardware TopDown metricsKan Liang
2020-08-18perf/x86/intel: Use switch in intel_pmu_disable/enable_eventKan Liang
2020-08-18perf/x86/intel: Name the global status bit in NMI handlerKan Liang
2020-08-15perf/x86/intel/uncore: Add BW counters for GT, IA and IO breakdownperf-urgent-2020-08-23Vaibhav Shankar
2020-07-08perf/x86/intel/lbr: Support XSAVES for arch LBR readKan Liang
2020-07-08perf/x86/intel/lbr: Support XSAVES/XRSTORS for LBR context switchKan Liang
2020-07-08perf/x86: Remove task_ctx_sizeKan Liang
2020-07-08perf/x86/intel/lbr: Create kmem_cache for the LBR context dataKan Liang
2020-07-08perf/x86/intel/lbr: Support Architectural LBRKan Liang
2020-07-08perf/x86/intel/lbr: Factor out intel_pmu_store_lbrKan Liang
2020-07-08perf/x86/intel/lbr: Factor out rdlbr_all() and wrlbr_all()Kan Liang
2020-07-08perf/x86/intel/lbr: Mark the {rd,wr}lbr_{to,from} wrappers __always_inlineKan Liang
2020-07-08perf/x86/intel/lbr: Unify the stored format of LBR informationKan Liang
2020-07-08perf/x86/intel/lbr: Support LBR_CTLKan Liang
2020-07-08perf/x86/intel/lbr: Use dynamic data structure for task_ctxKan Liang
2020-07-08perf/x86/intel/lbr: Factor out a new struct for generic optimizationKan Liang
2020-07-08perf/x86/intel/lbr: Add the function pointers for LBR save and restoreKan Liang
2020-07-08perf/x86/intel/lbr: Add a function pointer for LBR readKan Liang
2020-07-08perf/x86/intel/lbr: Add a function pointer for LBR resetKan Liang
2020-07-02Merge branch 'perf/vlbr'Peter Zijlstra
2020-07-02perf/x86: Keep LBR records unchanged in host context for guest usageLike Xu
2020-07-02perf/x86: Add constraint to create guest LBR event without hw counterLike Xu
2020-07-02perf/x86/lbr: Add interface to get LBR informationLike Xu
2020-07-02perf/x86/core: Refactor hw->idx checks and cleanupLike Xu
2020-06-15perf/x86/intel/uncore: Expose an Uncore unit to IIO PMON mappingRoman Sudarikov
2020-06-15perf/x86/intel/uncore: Wrap the max dies calculation into an accessorRoman Sudarikov
2020-06-15perf/x86/intel/uncore: Expose an Uncore unit to PMON mappingRoman Sudarikov
2020-06-15perf/x86/intel/uncore: Validate MMIO address before accessingKan Liang
2020-06-15perf/x86/intel/uncore: Record the size of mapped areaKan Liang
2020-06-15perf/x86/intel/uncore: Fix oops when counting IMC uncore events on some TGLKan Liang
2020-06-15perf/x86/intel/uncore: Add Comet Lake supportKan Liang
generated by cgit v1.2.3 (git 2.39.1) at 2024-07-19 08:10:28 +0000