index
:
bcachefs.git
9p_mempool
alloc_tags
alloc_tags_rfc
alloc_tags_v2
bcache2
bcachefs-5.17
bcachefs-btree-key-cache
bcachefs-buffered-write-locking
bcachefs-dev-lifetime
bcachefs-developer-guide
bcachefs-disk-accounting-rewrite
bcachefs-disk-accounting-rewrite-1
bcachefs-for-6.9
bcachefs-for-upstream
bcachefs-for-v6.7
bcachefs-garbage
bcachefs-icache
bcachefs-memalloc-profiling
bcachefs-sysfs-ioctls
bcachefs-testing
bcachefs-v4.13
bcachefs-v4.15
bcachefs-v4.16
bcachefs-v4.18
bcachefs-v4.19
bcachefs-v4.19-backport
bcachefs-v4.19-backport-2.0
bcachefs-v4.19-backport-2019-hotfix
bcachefs-v4.19-backport-2022-hotfix
bcachefs-v4.19-backport-compat
bcachefs-v4.20
bcachefs-v5.0
bcachefs-v5.10
bcachefs-v5.10-snapshots
bcachefs-v5.11
bcachefs-v5.15
bcachefs-v5.16
bcachefs-v5.19
bcachefs-v5.7
bcachefs-v5.9
bcachefs-v6.0
bcachefs-v6.3
bcachefs-v6.4
bcachefs-v6.5
bcachefs_bi_depth
bcachefs_subvol_ioctls
bio_folio_iter
bkey_unpack
btree_root_fix
buffered-io-2
casefold
codetags
codetags_v0
codetags_v1
compat
folio_iter_batched
for-next
fs-uuid-ioctl
header_cleanup
i_blocks_debug
inode_work
lazy_percpu_counters
lockdep_cmp_fn
lockdep_debug
master
mean_and_variance_fixups
memalloc-prof-v7
memalloc_prof_debug
memalloc_prof_v1
memalloc_prof_v2
memalloc_prof_v3
memalloc_prof_v4
memalloc_prof_v5
printbuf_v2
printbuf_v3
printbuf_v3_bcachefs
printbuf_v4
printbuf_v5
printbuf_v6
rcu_pending
ringbuffer
shrinker_to_text
time_stats_twf
tracing_to_printbuf
u128
vmalloc_size
xfs_no_data_io
zones
Unnamed repository; edit this file 'description' to name the repository.
Kent Overstreet
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
gpu
/
drm
/
i915
/
intel_dsi_pll.c
Age
Commit message (
Expand
)
Author
2017-02-28
drm/i915/glk: Validate only DSI PORT A PLL divider
Madhav Chauhan
2017-02-28
drm/i915/glk: Program txesc clock divider for GLK
Deepak M
2017-02-28
drm/i915i/glk: Program MIPI_CLOCK_CTRL only for BXT
Deepak M
2017-02-28
drm/i915/glk: Add DSI PLL divider range for glk
Deepak M
2017-02-15
drm/i915: Fix PLL 8x/3 divider for MIPI video mode
Uma Shankar
2016-12-16
drm/i915: relax uncritical udelay_range()
Nicholas Mc Guire
2016-12-02
drm/i915/glk: Reuse broxton code for geminilake
Ander Conselvan de Oliveira
2016-10-14
drm/i915: Make IS_BROXTON only take dev_priv
Tvrtko Ursulin
2016-07-04
drm/i915: Mass convert dev->dev_private to to_i915(dev)
Chris Wilson
2016-07-02
drm/i915: Fix buffer overflow in dsi_calc_mnp()
Chris Wilson
2016-06-30
drm/i915: Convert wait_for(I915_READ(reg)) to intel_wait_for_register()
Chris Wilson
2016-06-30
drm/i915: Convert wait_for(I915_READ(reg)) to intel_wait_for_register()
Chris Wilson
2016-04-15
drm/i915: Eliminate {vlv,bxt}_configure_dsi_pll()
Ville Syrjälä
2016-04-15
drm/i915: Compute DSI PLL parameters during .compute_config()
Ville Syrjälä
2016-04-12
drm/i915: Fix CHV DSI PLL refclk during state readout
Ville Syrjälä
2016-04-12
drm/i915: Power down the DSI PLL before reconfiguring it
Ville Syrjälä
2016-04-12
drm/i915: Change lfsr_converts[] to u16
Ville Syrjälä
2016-03-24
drm/i915/bxt: Fix DSI HW state readout
Imre Deak
2016-03-16
drm/i915/dsi: start using enum mipi_dsi_pixel_format
Jani Nikula
2016-03-16
drm/i915/dsi: lose the loose 666 format name in favor of packed
Jani Nikula
2016-03-03
drm/i915/bxt: Additional MIPI clock divider form B0 stepping onwards
Deepak M
2016-02-19
drm/i915/dsi: Using the bpp value wrt the pixel format
Deepak M
2016-01-08
drm/i915/dsi: remove unused dsi_rr_formula()
Jani Nikula
2016-01-08
drm/i915/dsi: abstract get pclk platform differences
Jani Nikula
2015-12-10
drm/i915: Separate cherryview from valleyview
Wayne Boyer
2015-10-06
drm/i915/bxt: vlv_dsi_reset_clocks() can be static
kbuild test robot
2015-10-02
drm/i915/bxt: get DSI pixelclock
Shashank Sharma
2015-10-02
drm/i915/bxt: DSI disable and post-disable
Shashank Sharma
2015-10-02
drm/i915/bxt: Program Tx Rx and Dphy clocks
Shashank Sharma
2015-09-23
drm/i915/bxt: Disable DSI PLL for BXT
Shashank Sharma
2015-09-23
drm/i915/bxt: Enable BXT DSI PLL
Shashank Sharma
2015-07-03
drm/i915: Changes required to enable DSI Video Mode on CHT
Gaurav K Singh
2015-07-03
drm/i915: Support for higher DSI clk
Gaurav K Singh
2015-07-03
drm/i915/dsi: abstract dsi bpp derivation from pixel format
Jani Nikula
2015-05-28
drm/i915: s/dpio_lock/sb_lock/
Ville Syrjälä
2015-05-20
drm/i915/dsi: add support for DSI PLL N1 divisor values
Jani Nikula
2015-05-20
drm/i915: clean up dsi pll calculation
Jani Nikula
2014-12-10
drm/i915: Use DSI Pll1 for enabling MIPI DSI on Port C
Gaurav K Singh
2014-12-05
drm/i915: cck reg used for checking DSI Pll locked
Gaurav K Singh
2014-12-05
drm/i915: Enable DSI PLL for both DSI0 and DSI1 in case of dual link
Gaurav K Singh
2014-08-08
drm/i915: Align intel_dsi*.c files a bit
Daniel Vetter
2014-08-08
drm/i915: Add support for Video Burst Mode for MIPI DSI
Shobhit Kumar
2014-08-07
drm/i915: Add correct hw/sw config check for DSI encoder
Shobhit Kumar
2013-12-11
drm/i915: Try harder to get best m, n, p values with minimal error
Shobhit Kumar
2013-12-11
drm/i915: Compute dsi_clk from pixel clock
Shobhit Kumar
2013-09-16
drm/i915: Use adjusted_mode in DSI PLL calculations
Ville Syrjälä
2013-09-04
drm/i915: add VLV DSI PLL Calculations
ymohanma