summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/intel_ringbuffer.c
AgeCommit message (Expand)Author
2016-05-23drm/i915: Stop automatically retiring requests after a GPU hangChris Wilson
2016-05-23drm/i915: Unify intel_ring_begin()Chris Wilson
2016-05-23drm/i915: Fix gen8 semaphores id for legacy modeChris Wilson
2016-05-23drm/i915: Protect gen7 irq_seqno_barrier with uncore lockChris Wilson
2016-04-20drm/i915: check for ERR_PTR from i915_gem_object_pin_map()Dave Gordon
2016-04-20drm/i915: Remove a couple pointless WARN_ONsTvrtko Ursulin
2016-04-20drm/i915/gen9: implement WaEnableSamplerGPGPUPreemptionSupportTim Gore
2016-04-14drm/i915: Force ringbuffers to not be at offset 0Chris Wilson
2016-04-14drm/i915: Prevent leaking of -EIO from i915_wait_request()Chris Wilson
2016-04-14drm/i915: Store the reset counter when constructing a requestChris Wilson
2016-04-14drm/i915: Hide the atomic_read(reset_counter) behind a helperChris Wilson
2016-04-13drm/i915/skl: Fix spurious gpu hang with gt3/gt4 revsMika Kuoppala
2016-04-11drm/i915: Refactor duplicate object vmap functionsChris Wilson
2016-04-11drm/i915: Consolidate common error handling in intel_pin_and_map_ringbuffer_objChris Wilson
2016-04-09drm/i915: Separate out the seqno-barrier from engine->get_seqnoChris Wilson
2016-04-09drm/i915: Remove forcewake dance from seqno/irq barrier on legacy gen6+Chris Wilson
2016-04-09drm/i915: Fixup the free space logic in ring_prepareAkash Goel
2016-04-08drm/i915: Reset engine->last_submitted_seqnoChris Wilson
2016-04-08drm/i915: Reset semaphore page for gen8Chris Wilson
2016-04-08drm/i915: Move the hw semaphore initialisation from GEM to the engineChris Wilson
2016-04-08drm/i915: Remove unneeded drm_device pointer from intel_ring_init_seqno()Chris Wilson
2016-03-31drm/i915: Refer to GGTT {,VM} consistentlyJoonas Lahtinen
2016-03-24drm/i915: introduce for_each_engine_id()Dave Gordon
2016-03-22drm/i915/tdr: Initialize hangcheck struct for each engineTomas Elf
2016-03-18drm/i915: Rename dev_priv->gtt to dev_priv->ggttJoonas Lahtinen
2016-03-18drm/i915/gen9: add WaClearFlowControlGpgpuContextSaveTim Gore
2016-03-18drm/i915: Use shorter route to dev_private where possibleTvrtko Ursulin
2016-03-16drm/i915: More renaming of rings to enginesTvrtko Ursulin
2016-03-16drm/i915: More intel_engine_cs renamingTvrtko Ursulin
2016-03-16drm/i915: Rename intel_engine_cs struct membersTvrtko Ursulin
2016-03-16drm/i915: Rename intel_engine_cs function parametersTvrtko Ursulin
2016-03-16drm/i915: Rename local struct intel_engine_cs variablesTvrtko Ursulin
2016-02-15drm/i915: Don't ERROR for an expected intel_rcs_ctx_init() interruptionChris Wilson
2016-02-11drm/i915: check that rpm ref is held when accessing ringbuf in stolen memDaniele Ceraolo Spurio
2016-01-25drm/i915/gen9: Add WaOCLCoherentLineFlushArun Siluvery
2016-01-25drm/i915/skl: Enable Per context Preemption granularity controlArun Siluvery
2016-01-25drm/i915/skl: Add GEN8_L3SQCREG4 to HW whitelistArun Siluvery
2016-01-25drm/i915/bxt: Add GEN8_L3SQCREG4 to HW whitelistArun Siluvery
2016-01-25drm/i915/bxt: Add GEN9_CS_DEBUG_MODE1 to HW whitelistArun Siluvery
2016-01-25drm/i915/gen9: Add HDC_CHICKEN1 to HW whitelistArun Siluvery
2016-01-25drm/i915/gen9: Add GEN8_CS_CHICKEN1 to HW whitelistArun Siluvery
2016-01-25drm/i915/gen9: Add framework to whitelist specific GPU registersArun Siluvery
2016-01-21drm/i915: Seal busy-ioctl uABI and prevent leaking of internal idsChris Wilson
2016-01-18drm/i915: Cache ringbuffer GTT VMATvrtko Ursulin
2016-01-15drm/i915: Make sure DC writes are coherent on flush.Francisco Jerez
2016-01-12drm/i915: Use MI_BATCH_BUFFER_START on 830/845Ville Syrjälä
2016-01-12drm/i915: Cleanup phys status page tooVille Syrjälä
2015-12-18drm/i915/skl: Default to noncoherent access up to F0Mika Kuoppala
2015-12-10drm/i915: intel_ring_initialized() must be simple and inlineDave Gordon
2015-12-07i915: Replace "hweight8(dev_priv->info.subslice_7eu[i]) != 1" with "!is_power...Zeng Zhaoxiu
generated by cgit v1.2.3 (git 2.51.0) at 2025-09-25 22:01:18 +0000